US4604749A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory
Assignee: Hitachi Microcomputer System Ltd
•
Filing: 1983-06-09
•
Granted: 1986-08-05
•
Expires: 2003-06-09
Abstract
Abstract YA semiconductor memory is provided with memory cells for storing a plurality of sets of data, each of the sets having check bits. A selecting circuit selects some of the memory cells to form a set in response to a first address signal. The circuit includes an error correcting code circuit, a tristate circuit and a control circuit which forms a control signal to control the tristate circuit. Output terminals of the tristate circuit are coupled with external output terminals of the semiconductor memory. Also, the tristate circuit is controlled by the control signal to bring the external circuit terminals into high impedance at least during the time when the error correcting code circuit is delivering indefinite data.
Inventors
- 👤 Takashi Shinoda
- 👤 Kikuo Sakai
- 👤 Masahiro Ogata
- 👤 Hiroshi Kawamoto
- 👤 Yoshiaki Onishi, deceased
- 👤 administratrix Junko Onishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 17:18
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1076; G11; G11C; G11C17/00; G11C17/08
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
186 words
A semiconductor memory comprising: a plurality of external output terminals; a plurality or memory cells formed in one semiconductor chip for storing a plurality of sets of data each having check bits; a selecting circuit which is formed in said semiconductor chip and which selects some of said memory cells to be formed into one set in response to first address signals; an error correcting code circuit formed in said semiconductor chip and supplied with one set of data read out from the selected memory cells; a tristate circuit formed in said semiconductor chip, having a plurality of output terminals and supplied with data delivered from said error correcting code circuit; and a control circuit formed in said semiconductor chip for forming a control signal for controlling said tristate circuit; wherein the output terminals of said tristate circuit are coupled with said external output terminals, and wherein said tristate circuit is controlled by the control signal of said control circuit so as to bring said external output terminals into high impedance at least during the time when said error correcting code circuit is delivering indefinite data.
Claim 2
Dependent Claim
186 words
A semiconductor memory comprising: a plurality of external output terminals; a plurality or memory cells formed in one semiconductor chip for storing a plurality of sets of data each having check bits; a selecting circuit which is formed in said semiconductor chip and which selects some of said memory cells to be formed into one set in response to first address signals; an error correcting code circuit formed in said semiconductor chip and supplied with one set of data read out from the selected memory cells; a tristate circuit formed in said semiconductor chip, having a plurality of output terminals and supplied with data delivered from said error correcting code circuit; and a control circuit formed in said semiconductor chip for forming a control signal for controlling said tristate circuit; wherein the output terminals of said tristate circuit are coupled with said external output terminals, and wherein said tristate circuit is controlled by the control signal of said control circuit so as to bring said external output terminals into high impedance at least during the time when said error correcting code circuit is delivering indefinite data.
Claim 3
Dependent Claim
69 words
A semiconductor memory according to claim 1, further comprising a multiplexor provided between said error correcting code circuit and said tristate circuit, and a selecting circuit for controlling the operation of said multiplexor in response to second address signals, said multiplexor including means for transmitting output signals indicated by said second address signals from among the output signals delivered from said error correcting code circuits to said tristate circuit.
Claim 4
Dependent Claim
22 words
A semiconductor memory according to claim 1 or 2, wherein each of said memory cells is comprised of a read-only memory cell.
References Cited (Backward Citations)
US3639900A
Cited
US4077028A
Cited
US4225959A
Cited
US4216541A
Cited
US4375100A
Cited
US4319356A
Cited
US4459696A
Cited
US4446459A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-04 | 1990-02-03 | 1990-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-04 | 1994-02-03 | 1994-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-04 | 1998-02-03 | 1998-08-05 | $7700.00 | Window Closed / Lapsed |