Patent US4604657A successfully refreshed from Google Patents.
US4604657A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for processing PCM signal
Assignee: Sony Corp
•
Filing: 1984-01-31
•
Granted: 1986-08-05
•
Expires: 2004-01-31
Abstract
Abstract A PCM signal processing apparatus provides compensation processing so that no pulse noise (abnormal sound) is generated by the reproduction of erroneous data (e.g., unerased data) that has not been recognized as an error by an error detecting code added to the data. The format of the transmission data processed by the apparatus is such that one block of data is constituted by a plurality of PCM data items, and one segment of data is constituted by a plurality of blocks, each block being provided with a data error detecting code (CRC) and a segment address (S-ADR) to which the block belongs. A detection circuit (15) is provided which detects whether or not the segment addresses of reproduced data within each block within one segment are the same. When the detection circuit (15) detects a non-coincidence, an interpolation circuit (13) is actuated in response to the detection output and effects some form of compensation processing, such as mean value interpolation, higher-order interpolation, or the holding of the previous value.
Inventors
- 👤 Tadashi Fukami
- 👤 Kentaro Odaka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 07:24
CPC Classifications
G; G11; G11B; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B20/00; G11B20/10; G11B20/18; G11B20/1806; G11B20/1813; G11B20/1876; G11B27/02; G11B27/031; G11B27/036; G11B2220/00; G11B2220/90; G11B2220/91; G11B2220/913; G11B27/032
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
104 words
An apparatus for processing a PCM data signal, wherein one-segment of data consists of a plurality of blocks, and each block consists of a plurality of PCM data and a segment address that is the same for each block in a given segment, characterized in that said apparatus comprises a coincidence detection circuit receiving said PCM data signal for detecting a coincidence/non-coincidence of the segment address between every two adjacent blocks of a given segment and producing a non-coincidence signal when said segment addresses do not coincide, and compensating means for performing data compensation in response to said non-coincidence signal from said detection circuit.
Claim 2
Independent Claim
104 words
An apparatus for processing a PCM data signal, wherein one-segment of data consists of a plurality of blocks, and each block consists of a plurality of PCM data and a segment address that is the same for each block in a given segment, characterized in that said apparatus comprises a coincidence detection circuit receiving said PCM data signal for detecting a coincidence/non-coincidence of the segment address between every two adjacent blocks of a given segment and producing a non-coincidence signal when said segment addresses do not coincide, and compensating means for performing data compensation in response to said non-coincidence signal from said detection circuit.
Claim 3
Dependent Claim
68 words
An apparatus according to claim 1, characterized in that each block includes a data error detecting code and said apparatus comprises an error detection circuit receiving said PCM data for detecting the presence of errors in said PCM data in one block in response to the data error detecting code and for generating a detection signal for use in inhibiting passage therethrough of PCM data containing an error.
Claim 4
Dependent Claim
59 words
An apparatus according to claim 2, characterized in that said error detection circuit includes a data gate and an error code checker, said error code checker being operable to detect an error in the PCM data in one block in response to the data error detecting code and for generating said detection signal fed to control said data gate.
Claim 5
Dependent Claim
45 words
An apparatus according to claim 3, characterized in that said apparatus comprises a memory device, and a data write operation in said memory device is inhibited by said data gate when the detection signal from said error detection circuit represents error data in one block.
Claim 6
Dependent Claim
22 words
An apparatus according to claim 4, characterized in that the data is supplied to said memory device through a one-block delay circuit.
Claim 7
Dependent Claim
48 words
An apparatus according to claim 1, characterized in that said coincidence detection circuit comprises one-block interval latch means receiving said PCM data and detects a coincidence/non-coincidence between segment address data latched by said latch means and segment address data of a next block in a same given segment.
Claim 8
Dependent Claim
16 words
An apparatus according to claim 1, characterized in that said compensating means includes an interpolation circuit.
Claim 9
Dependent Claim
15 words
An apparatus according to claim 1, characterized in that said compensating means includes muting means.
Claim 10
Dependent Claim
34 words
An apparatus according to claim 1, wherein said apparatus comprises a memory device, and data write operation in said memory device is inhibited in response to a non-coincidence signal from said coincidence detection circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-04 | 1990-02-03 | 1990-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-04 | 1994-02-03 | 1994-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-04 | 1998-02-03 | 1998-08-05 | $7700.00 | Window Closed / Lapsed |