Patent JPS5683757A successfully refreshed from Google Patents.
Patent EP0020154A1 successfully refreshed from Google Patents.
Patent US4603321A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4603321A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog-to-digital interface circuit for electronic musical equipment

Assignee: Detente Co
•
Filing: 1985-01-17
•
Granted: 1986-07-29
•
Expires: 2005-01-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interface circuit for converting analog signals from a musical instrument and/or a microphone to digital pulse signals for use with electronic music synthesizers and the like includes an input amplifier for receiving analog signals from a musical instrument and/or a microphone. A precision rectifier is coupled to the input amplifier for generating full-wave rectified analog signals. A strictly digital output circuit is connected to the rectifier for generating a strictly digital pulse signal. A quasi-digital output circuit is connected to the rectifier for generating a quasi-digital pulse signal in synchronism with the strictly digital pulse signal. The digital pulse signal from the digital output circuit and the quasi-digital pulse signal from the quasi-digital output circuit are adapted to drive a music synthesizer.

Inventors

  • 👤 Vincent J. Gutman
  • 👤 Richard M. Schultz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 16:46
CPC Classifications
G; G10; G10H; G10H3/00; G10H2210/00; G10H2210/031; G10H2210/066

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 116 words
An interface circuit for converting analog signals from a musical instrument and/or a microphone to digital pulse signals for use with electronic music synthesizers and the like comprising: input amplifier means for receiving analog signals from a musical instrument and/or a microphone; rectifier means coupled to said input amplifier means for generating full-wave rectified analog signals; digital output circuit means responsive to said rectifier means for generating a strictly digital pulse signal; quasi-digital output circuit means responsive to said rectifier means for generating a quasi-digital pulse signal; and said digital pulse signal from said digital output circuit means and said quasi-digital pulse signal from said quasi-digital output circuit means being adapted for driving a music synthesizer.
Claim 2
Dependent Claim 116 words
An interface circuit for converting analog signals from a musical instrument and/or a microphone to digital pulse signals for use with electronic music synthesizers and the like comprising: input amplifier means for receiving analog signals from a musical instrument and/or a microphone; rectifier means coupled to said input amplifier means for generating full-wave rectified analog signals; digital output circuit means responsive to said rectifier means for generating a strictly digital pulse signal; quasi-digital output circuit means responsive to said rectifier means for generating a quasi-digital pulse signal; and said digital pulse signal from said digital output circuit means and said quasi-digital pulse signal from said quasi-digital output circuit means being adapted for driving a music synthesizer.
Claim 3
Dependent Claim 30 words
An interface circuit as claimed in claim 1, wherein said digital output circuit means comprises comparator means, envelope generator means, envelope control means, pulse width means, and digital output means.
Claim 4
Dependent Claim 24 words
An interface circuit as claimed in claim 1, wherein said quasi-digital output circuit means comprises peak detector means, gating means and analog output means.
Claim 5
Dependent Claim 124 words
An interface circuit for converting analog signals to digital pulse signals for use with electronic musical synthesizers comprising: input means for receiving analog signals for conversion; rectifier means coupled to said input means for full wave rectification of said analog signal; means coupled to said rectifier means for producing a pulse of selected duration in response to predetermined signal threshold characteristics in said rectified signal; peak detector means coupled to said rectifier means and responsive to said rectified signal to produce a peak value signal corresponding to the peak value of said rectified signal; and means for controlling said peak detector means in response to said pulse, whereby said pulse and a synchronized, corresponding peak value are generated for use with electronic music synthesizers.
Claim 6
Dependent Claim 124 words
An interface circuit for converting analog signals to digital pulse signals for use with electronic musical synthesizers comprising: input means for receiving analog signals for conversion; rectifier means coupled to said input means for full wave rectification of said analog signal; means coupled to said rectifier means for producing a pulse of selected duration in response to predetermined signal threshold characteristics in said rectified signal; peak detector means coupled to said rectifier means and responsive to said rectified signal to produce a peak value signal corresponding to the peak value of said rectified signal; and means for controlling said peak detector means in response to said pulse, whereby said pulse and a synchronized, corresponding peak value are generated for use with electronic music synthesizers.
Claim 7
Dependent Claim 23 words
The interface circuit of claim 4 further including: digital output pulse level means for selectively adjusting the amplitude of said pulse for output.
Claim 8
Dependent Claim 26 words
The interface circuit of claim 4 further including: analog output pulse level means for selectively adjusting the amplitude of said synchronized, peak value signal for output.
Claim 9
Dependent Claim 49 words
The interface circuit of claim 4 wherein said pulse means comprises: comparator means coupled to receive said rectified signal and a predetermined control signal, for detecting when said rectified signal exceeds said control signal; and pulse generator means responsive to said detection for generating a pulse of selected duration.
Claim 10
Dependent Claim 33 words
The interface circuit of claim 4 wherein said means for controlling said peak detector means comprises gating means responsive to said pulse for enabling said peak detector means during said selected pulse duration.
Claim 11
Dependent Claim 31 words
The interface circuit of claim 4 wherein said input means includes an operational amplifier having a predetermined low pass filter for suppressing undesired higher frequency signals in said analog input signal.
Claim 12
Dependent Claim 14 words
The interface circuit of claim 4 wherein said rectifier means comprises a precision rectifier.
Claim 13
Dependent Claim 40 words
The interface circuit of claim 4 wherein said comparator means comprises an operational amplifier having its inverting input connected to the output of said rectifier means and its non-inverting input connected to a potentiometer for providing said predetermined control signal.
Claim 14
Dependent Claim 44 words
The interface circuit of claim 7, wherein said pulse generator means includes a first monostable multivibrator for providing a first pulse signal of a controlled duration, whereby said pulse generator means may be rendered substantially insensitive to spurious peak transitions in said input signal.
Claim 15
Dependent Claim 33 words
The interface circuit of claim 12 wherein said pulse generator means includes a second monostable multivibrator responsive to the output of said first monostable multivibrator for generating a digital pulse of selectable duration.
Claim 16
Dependent Claim 17 words
The interface circuit of claim 5 wherein said digital output pulse level means comprises an operational amplifier.
Claim 17
Dependent Claim 45 words
The interface circuit of claim 8 wherein said gating means comprises: first transmission gate operable to enable said peak detector in response to initiation of said pulse; and a second transmission gate operable to allow transmission of said peak value signal during said pulse duration.
Claim 18
Dependent Claim 17 words
The interface circuit of claim 6 wherein said analog output pulse level means comprises an operational amplifier.

References Cited (Backward Citations)

US3815124A Cited
US4091379A Cited
US4300431A Cited
US4193332A Cited
US4296407A Cited
US4316401A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-07-28 1990-01-27 1990-07-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-07-28 1994-01-27 1994-07-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-07-28 1998-01-27 1998-07-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag