Patent US4601048A successfully refreshed from Google Patents.
US4601048A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serial minimum shift-keyed modem
Assignee: General Dynamics Mission Systems Inc
•
Filing: 1984-04-02
•
Granted: 1986-07-15
•
Expires: 2004-04-02
Abstract
Abstract An apparatus and method is disclosed of an SMSK/N concept that utilizes a divide-by-N device in the modulator and a multiply-by-N device in the demodulator to provide improved bandwidth efficiency over conventional SMSK devices. This apparatus provides reduced bandwidth without an excessive increase in the power required for transmission.
Inventors
- 👤 Carl R. Ryan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 15:08
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/20; H04L27/2003; H04L27/2007; H04L27/2017
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
180 words
An SMSK/2 (Serial Minimum Shift Keyed/2) apparatus comprising: SMSK/2 modulator means for modulating a data signal, said SMSK/2 modulator means including: an MSK (Minimum Shift Keyed) modulator coupled to receive said data signal and having a modulation index, said MSK modulator producing a modulated data signal; divide-by-2 means for altering said modulation index of said MSK modulator, said divide-by-2 means being coupled to receive said modulated data signal from said MSK modulator means; up converter means for increasing the frequency of said modulated data signal, said up converter means being coupled to said divide-by-2 means; a first antenna coupled to said up converter means; and SMSK/2 demodulator means for demodulating said data signal, said SMSK/2 demodulator means including: down converter means for decreasing the frequency of said modulated data signal, said down converter means being coupled to receive said modulated data signal; a matched filter coupled to said down converter means; multiply-by-2 means for reconstructing said modulation index of said MSK modulator means, said multiply-by-2 means being coupled to said matched filter; an MSK demodulator coupled to said multiply-by-2 means.
Claim 2
Dependent Claim
180 words
An SMSK/2 (Serial Minimum Shift Keyed/2) apparatus comprising: SMSK/2 modulator means for modulating a data signal, said SMSK/2 modulator means including: an MSK (Minimum Shift Keyed) modulator coupled to receive said data signal and having a modulation index, said MSK modulator producing a modulated data signal; divide-by-2 means for altering said modulation index of said MSK modulator, said divide-by-2 means being coupled to receive said modulated data signal from said MSK modulator means; up converter means for increasing the frequency of said modulated data signal, said up converter means being coupled to said divide-by-2 means; a first antenna coupled to said up converter means; and SMSK/2 demodulator means for demodulating said data signal, said SMSK/2 demodulator means including: down converter means for decreasing the frequency of said modulated data signal, said down converter means being coupled to receive said modulated data signal; a matched filter coupled to said down converter means; multiply-by-2 means for reconstructing said modulation index of said MSK modulator means, said multiply-by-2 means being coupled to said matched filter; an MSK demodulator coupled to said multiply-by-2 means.
Claim 3
Independent Claim
120 words
A method of producing SMSK/2 (Serial Minimum Shift Keyed/2) data signal comprising: providing a data signal; modulating said data signal utilizing an MSK modulator producing a first modulated signal; altering the modulation index of said first modulated data signal utilizing a divide-by-2, producing a second modulated data signal; filtering said second modulated data signal in a matched filter; increasing the frequency of said second modulated data signal; transmitting said second modulated data signal; receiving said second modulated data signal; decreasing the frequency of said second modulated data signal; reconstructing the modulation index of said second modulated signal utilizing a multiply-by-2 producing said first modulated data signal; and demodulating said modulated data signal in an MSK demodulator producing said data signal.
Claim 4
Independent Claim
120 words
A method of producing SMSK/2 (Serial Minimum Shift Keyed/2) data signal comprising: providing a data signal; modulating said data signal utilizing an MSK modulator producing a first modulated signal; altering the modulation index of said first modulated data signal utilizing a divide-by-2, producing a second modulated data signal; filtering said second modulated data signal in a matched filter; increasing the frequency of said second modulated data signal; transmitting said second modulated data signal; receiving said second modulated data signal; decreasing the frequency of said second modulated data signal; reconstructing the modulation index of said second modulated signal utilizing a multiply-by-2 producing said first modulated data signal; and demodulating said modulated data signal in an MSK demodulator producing said data signal.
Claim 5
Dependent Claim
437 words
An SMSK/N (Serial Minimum Shift Keyed/N) device, where N is an integer, having a data input for receiving a data signal, comprising: a divide-by-N having an input and an output, said input being coupled to said data input; a dual input logic gate having a first input, a second input and an output, said first input being coupled to said output of said divide-by-N and said second input being coupled to said data input; a first mixer having a first input, a second input and an output, said first input being coupled to said output of said divide-by-N and said second input being coupled to receive a first signal, said first signal being defined by sine ω o t; a second mixer having a first input, a second input and an output, said first input being coupled to said output of said dual input logic gate and said second input being coupled to receive a second signal, said second signal being defined by cosine ω o t; a quadrature mixer having a first input, a second input and an output, said first input being coupled to said output of said first mixer and said second input being coupled to said output of said second mixer; a first antenna being coupled to said output of said quadrature mixer, said first antenna transmitting a modulated signal; a second antenna receiving said modulated signal from said first antenna; a second filter having an input and an output, said input being coupled to said second antenna; a third mixer having a first input, a second input and an output, said first input being coupled to said second filter and said second input being coupled to receive a third signal, said third signal being defined by cosine ω o t; a fourth mixer having a first input, a second input and an output, said first input being coupled to said output of said second filter and said second input being coupled to receive a fourth signal being defined by sine ω o t; a first low pass filter having an input and an output said input being coupled to said output of said third mixer; a second low pass filter having an input and an output, said input being coupled to said output of said fourth mixer; a fifth mixer having a first input, a second input and an output, said first input being coupled to said output of said first low pass filter and said second input being coupled to said output of said second low pass filter; and an output node being coupled to said output of said fifth mixer.
Claim 6
Dependent Claim
437 words
An SMSK/N (Serial Minimum Shift Keyed/N) device, where N is an integer, having a data input for receiving a data signal, comprising: a divide-by-N having an input and an output, said input being coupled to said data input; a dual input logic gate having a first input, a second input and an output, said first input being coupled to said output of said divide-by-N and said second input being coupled to said data input; a first mixer having a first input, a second input and an output, said first input being coupled to said output of said divide-by-N and said second input being coupled to receive a first signal, said first signal being defined by sine ω o t; a second mixer having a first input, a second input and an output, said first input being coupled to said output of said dual input logic gate and said second input being coupled to receive a second signal, said second signal being defined by cosine ω o t; a quadrature mixer having a first input, a second input and an output, said first input being coupled to said output of said first mixer and said second input being coupled to said output of said second mixer; a first antenna being coupled to said output of said quadrature mixer, said first antenna transmitting a modulated signal; a second antenna receiving said modulated signal from said first antenna; a second filter having an input and an output, said input being coupled to said second antenna; a third mixer having a first input, a second input and an output, said first input being coupled to said second filter and said second input being coupled to receive a third signal, said third signal being defined by cosine ω o t; a fourth mixer having a first input, a second input and an output, said first input being coupled to said output of said second filter and said second input being coupled to receive a fourth signal being defined by sine ω o t; a first low pass filter having an input and an output said input being coupled to said output of said third mixer; a second low pass filter having an input and an output, said input being coupled to said output of said fourth mixer; a fifth mixer having a first input, a second input and an output, said first input being coupled to said output of said first low pass filter and said second input being coupled to said output of said second low pass filter; and an output node being coupled to said output of said fifth mixer.
Claim 7
Dependent Claim
12 words
The SMSK/N device of claim 3 wherein the variable N is two.
References Cited (Backward Citations)
US2977417A
Cited
US3674934A
Cited
US3668562A
Cited
US3993868A
Cited
US3992617A
Cited
US4020283A
Cited
US4028490A
Cited
US4072905A
Cited
US4238783A
Cited
US4324001A
Cited
US4359692A
Cited
JPS57207463A
Cited
US4500856A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-07-14 | 1990-01-13 | 1990-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-07-14 | 1994-01-13 | 1994-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-07-14 | 1998-01-13 | 1998-07-15 | $7700.00 | Window Closed / Lapsed |