← Back to Patent Explorer
US4595941A Expired / Lapsed US ⏱️ 0.0 years remaining

Protection circuit for integrated circuit devices

Assignee: Intersil Corp
•
Filing: 1985-06-07
•
Granted: 1986-06-17
•
Expires: 2005-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The protection circuit is a four layer PNPN device which includes a PMOS IGFET. The device is designed to pass current to ground when large transients are imposed across its two external terminals, thereby protecting the integrated circuit.

Inventors

  • 👤 Leslie R. Avery

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 06:41
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601; H10D8/00; H10D8/80; H10D18/00; H10D18/40

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 304 words
A semiconductor structure for the protection of integrated circuit devices, comprising: (a) a substrate of semiconductor material of a first conductivity type; (b) a semiconductor layer of a second conductivity type on the substrate, the semiconductor layer having a surface; (c) a first region of the first conductivity type formed in the semiconductor layer to extend into the semiconductor layer from the surface in order to form a PN junction between the first region and the adjacent portions of the semiconductor layer; (d) a second region of the second conductivity type formed in the first region to extend into the first region from the surface in order to form a PN junction between the second region and the first region; (e) a third region of the first conductivity type extending from the surface through the layer to the substrate, the third region being separated from the first region by a portion of the semiconductor layer which portion extends to the surface; (f) an insulating layer formed on the surface of the semiconductor layer to extend over the surface between the second region and the third region and which overlies the portion of the first region which extends to the surface as well as the portion of the semiconductor layer which extends to the surface, and at least portions of the second region and the third region on the surface; (g) first conductive means making direct electrical contact to the third region to form one terminal of the semiconductor structure; and (h) a second conductive means making direct electrical contact to the second region to form another terminal of the semiconductor structure, the second conductive means extending to and overlapping a portion of the third region and in close proximity to the first conductive means where the first conductive means contacts to the third region.
Claim 2
Dependent Claim 304 words
A semiconductor structure for the protection of integrated circuit devices, comprising: (a) a substrate of semiconductor material of a first conductivity type; (b) a semiconductor layer of a second conductivity type on the substrate, the semiconductor layer having a surface; (c) a first region of the first conductivity type formed in the semiconductor layer to extend into the semiconductor layer from the surface in order to form a PN junction between the first region and the adjacent portions of the semiconductor layer; (d) a second region of the second conductivity type formed in the first region to extend into the first region from the surface in order to form a PN junction between the second region and the first region; (e) a third region of the first conductivity type extending from the surface through the layer to the substrate, the third region being separated from the first region by a portion of the semiconductor layer which portion extends to the surface; (f) an insulating layer formed on the surface of the semiconductor layer to extend over the surface between the second region and the third region and which overlies the portion of the first region which extends to the surface as well as the portion of the semiconductor layer which extends to the surface, and at least portions of the second region and the third region on the surface; (g) first conductive means making direct electrical contact to the third region to form one terminal of the semiconductor structure; and (h) a second conductive means making direct electrical contact to the second region to form another terminal of the semiconductor structure, the second conductive means extending to and overlapping a portion of the third region and in close proximity to the first conductive means where the first conductive means contacts to the third region.
Claim 3
Dependent Claim 13 words
The protection circuit of claim 1 wherein said substrate has P type conductivity.
Claim 4
Dependent Claim 34 words
The protection circuit of claim 2 wherein said layer is an epitaxial layer of N type conductivity, said first region is of P type conductivity and said second region is of N type conductivity.
Claim 5
Dependent Claim 13 words
The protection circuit of claim 3 wherein said substrate is comprised of silicon.
Claim 6
Dependent Claim 15 words
The protection circuit of claim 4 wherein said insulating layer is comprised of silicon dioxide.
Claim 7
Dependent Claim 22 words
The protection circuit of claim 5 wherein said conductive means is comprised of a layer of metal overlying said silicon dioxide layer.
Claim 8
Dependent Claim 31 words
The protection circuit of claim 6 wherein said third region is a highly doped P type region which extends from the surface of said layer to the underlying P type substrate.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-06-16 1989-12-16 1990-06-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-06-16 1993-12-16 1994-06-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-06-16 1997-12-16 1998-06-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag