Patent US4595886A successfully refreshed from Google Patents.
US4595886A
Expired / Lapsed
US
⏱️ 0.0 years remaining
AC loop gain and DC prepositioning adjustment for phase locked loop
Assignee: Boeing North American Inc
•
Filing: 1984-10-19
•
Granted: 1986-06-17
•
Expires: 2004-10-19
Abstract
Abstract There is disclosed a circuit and technique for adjusting the AC loop gain and DC prepositioning in a phase locked loop. The system includes an in-phase and out-of-phase signal applied through exclusive-OR gate circuitry which includes inputs from a PROM to digitally adjust the AC gain in the phase locked loop. The PROM also stores digital values representing a desired DC prepositioning level which is coupled to the loop and converted to provide a signal summed with the AC signal to adjust the prepositioning level.
Inventors
- 👤 Alan B. Mroch
- 👤 Larry L. Westergren
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:51
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/093; H03L7/10; H03L7/113
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
398 words
A system for digitally controlling the AC gain and DC prepositioning level of a phase locked loop comprising: a voltage controlled oscillator having a control terminal and a variable frequency output; a phase/frequency discriminator having a first input for receiving a reference frequency and a second input for receiving said variable frequency output and an output terminal for providing a control signal; a programmable-read-only memory having an input for receiving digital control data, a first plurality of digital outputs for providing AC gain control signals, and a second plurality of digital outputs for providing DC control signals; AC gain control means including a plurality of exclusive OR-gates each having first and second input terminals and an output terminal, the first input terminal of each of said exclusive OR-gates being coupled to receive said control signal and the second input terminal of each of said exclusive OR-gates being coupled to receive a different one of said first plurality of digital outputs, a plurality of first resistors each having first and second terminals, the first terminal of each resistor being coupled to a different one of the output terminals of said plurality of exclusive OR-gates and the second terminal of each resistor being coupled in common, a first lowpass filter having an input terminal and an output terminal, said input terminal of said first lowpass filter being coupled to the common coupling of said first resistors; DC prepositioning control means including a plurality of drivers each having an input terminal and output terminal, each of said input terminals of said plurality of drivers being coupled to a different one of said second plurality of digital outputs, a plurality of second resistors each having a first terminal and a second terminal, said first terminal of each of said plurality of second resistors being coupled to a different one of said output terminals of said plurality of drivers and said second terminal of each of said plurality of second resistors being coupled in common, and an amplifier having an input coupled to the common coupling of said plurality of second resistors and an output; means for summing the output of said first lowpass filter and the output of said amplifier to provide a summed output; and second lowpass filter means having an input coupled to receive said summed output and an output coupled to the control terminal of said voltage controlled oscillator.
Claim 2
Independent Claim
398 words
A system for digitally controlling the AC gain and DC prepositioning level of a phase locked loop comprising: a voltage controlled oscillator having a control terminal and a variable frequency output; a phase/frequency discriminator having a first input for receiving a reference frequency and a second input for receiving said variable frequency output and an output terminal for providing a control signal; a programmable-read-only memory having an input for receiving digital control data, a first plurality of digital outputs for providing AC gain control signals, and a second plurality of digital outputs for providing DC control signals; AC gain control means including a plurality of exclusive OR-gates each having first and second input terminals and an output terminal, the first input terminal of each of said exclusive OR-gates being coupled to receive said control signal and the second input terminal of each of said exclusive OR-gates being coupled to receive a different one of said first plurality of digital outputs, a plurality of first resistors each having first and second terminals, the first terminal of each resistor being coupled to a different one of the output terminals of said plurality of exclusive OR-gates and the second terminal of each resistor being coupled in common, a first lowpass filter having an input terminal and an output terminal, said input terminal of said first lowpass filter being coupled to the common coupling of said first resistors; DC prepositioning control means including a plurality of drivers each having an input terminal and output terminal, each of said input terminals of said plurality of drivers being coupled to a different one of said second plurality of digital outputs, a plurality of second resistors each having a first terminal and a second terminal, said first terminal of each of said plurality of second resistors being coupled to a different one of said output terminals of said plurality of drivers and said second terminal of each of said plurality of second resistors being coupled in common, and an amplifier having an input coupled to the common coupling of said plurality of second resistors and an output; means for summing the output of said first lowpass filter and the output of said amplifier to provide a summed output; and second lowpass filter means having an input coupled to receive said summed output and an output coupled to the control terminal of said voltage controlled oscillator.
Claim 3
Dependent Claim
244 words
A phase locked loop comprising: means having a control terminal input and responsive to a signal at the control terminal input for providing a variable frequency output which varies in frequency in response to changes in said control signal; means for providing a reference frequency output; discriminating means responsive to said variable frequency output and said reference frequency output for detecting differences between said reference frequency output and said variable frequency output to provide a discriminating signal; AC control means having an input and output and means for varying the gain between its input and output, said input of said AC control means being coupled to the output of said discriminating means and said means for varying the gain including a plurality of exclusive OR-gate resistor pairs constructed and arranged to form a ladder network between the input and output of said AC control means; DC control means having an input and output and means for providing a variable DC signal between its input and output to produce a DC prepositioning signal at the output of said DC control means, said means for producing a variable DC prepositioning signal including a plurality of resistors constructed and arranged to form a ladder network; and means for combining the signals at the output of said AC control means and said DC control means for producing a combined signal output, said combined signal output being coupled to said control terminal input to form a phase locked loop.
Claim 4
Dependent Claim
244 words
A phase locked loop comprising: means having a control terminal input and responsive to a signal at the control terminal input for providing a variable frequency output which varies in frequency in response to changes in said control signal; means for providing a reference frequency output; discriminating means responsive to said variable frequency output and said reference frequency output for detecting differences between said reference frequency output and said variable frequency output to provide a discriminating signal; AC control means having an input and output and means for varying the gain between its input and output, said input of said AC control means being coupled to the output of said discriminating means and said means for varying the gain including a plurality of exclusive OR-gate resistor pairs constructed and arranged to form a ladder network between the input and output of said AC control means; DC control means having an input and output and means for providing a variable DC signal between its input and output to produce a DC prepositioning signal at the output of said DC control means, said means for producing a variable DC prepositioning signal including a plurality of resistors constructed and arranged to form a ladder network; and means for combining the signals at the output of said AC control means and said DC control means for producing a combined signal output, said combined signal output being coupled to said control terminal input to form a phase locked loop.
Claim 5
Dependent Claim
52 words
The system of claim 2 further comprising a PROM having first outputs coupled to said exclusive OR-gates to allow variation in the gain through said ladder network of the AC control means and second outputs coupled to the resistors of said DC control means to allow variation in the DC prepositioning signal.
Claim 6
Dependent Claim
234 words
In a phase locked loop including a voltage controlled oscillator having a control input and a variable frequency output, a phase/frequency discriminator having a first input coupled to receive a reference frequency and a second input coupled to receive said variable frequency output and an output coupled to provide a signal to the control input of said voltage controlled oscillator to produce phase locking, the improvement in said phase locked loop comprising: AC gain control means coupled to the output of said phase/frequency discriminator for receiving a signal from the output of said phase/frequency discriminator and applying a variable gain to produce a variable gain signal output, said AC gain control means including a plurality of exclusive OR-gates each having a first input coupled to receive the signal from the output of said phase/frequency discriminator and an output coupled to a first terminal of each of a plurality of first resistors having second terminals coupled to common, and a PROM having a plurality of first outputs wherein each of said plurality of first outputs are coupled to a second terminal of a different one of said exclusive OR-gates; DC control means for providing a variable DC signal as a prepositioning signal output; and means for combining said variable gain signal output and said prepositioning signal output to provide a signal to the control input of said voltage controlled oscillator to produce said phase locking.
Claim 7
Dependent Claim
234 words
In a phase locked loop including a voltage controlled oscillator having a control input and a variable frequency output, a phase/frequency discriminator having a first input coupled to receive a reference frequency and a second input coupled to receive said variable frequency output and an output coupled to provide a signal to the control input of said voltage controlled oscillator to produce phase locking, the improvement in said phase locked loop comprising: AC gain control means coupled to the output of said phase/frequency discriminator for receiving a signal from the output of said phase/frequency discriminator and applying a variable gain to produce a variable gain signal output, said AC gain control means including a plurality of exclusive OR-gates each having a first input coupled to receive the signal from the output of said phase/frequency discriminator and an output coupled to a first terminal of each of a plurality of first resistors having second terminals coupled to common, and a PROM having a plurality of first outputs wherein each of said plurality of first outputs are coupled to a second terminal of a different one of said exclusive OR-gates; DC control means for providing a variable DC signal as a prepositioning signal output; and means for combining said variable gain signal output and said prepositioning signal output to provide a signal to the control input of said voltage controlled oscillator to produce said phase locking.
Claim 8
Dependent Claim
76 words
The system of claim 4 wherein said DC control means includes a plurality of drivers, each having an input and an output, each of said outputs of said drivers being coupled to a first terminal of a different one of a plurality of second resistors having second terminals coupled in common, said PROM having a plurality of second outputs, each of said second outputs being coupled to a different one of said inputs to said drivers.
Claim 9
Dependent Claim
67 words
The system of claim 5 wherein said common coupling of said first resistors is coupled through a first lowpass filter and said common coupling of said second resistors is coupled through an amplifier and further wherein said means for combining includes a means for summing outputs of said first lowpass filter and said amplifier to provide the signal to said control input of said voltage controlled oscillator.
Claim 10
Dependent Claim
21 words
The system of claim 1 further including a second lowpass filter coupled between said means for summing and said control input.
Claim 11
Dependent Claim
36 words
The system of claim 5 wherein each of the resistors of said AC gain control means and said DC control means is double the value of the next adjacent preceeding resistor of said plurality of resistors.
References Cited (Backward Citations)
US3582810A
Cited
US4117419A
Cited
US4118674A
Cited
US4511858A
Cited
US4404530A
Cited
US4400667A
Cited
US4494080A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-06-16 | 1989-12-16 | 1990-06-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-06-16 | 1993-12-16 | 1994-06-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-06-16 | 1997-12-16 | 1998-06-17 | $7700.00 | Window Closed / Lapsed |