US4590555A — Apparatus for synchronizing and allocating proces…

Claim 1

Independent Claim 354 words

A data processing system comprising plural individual data processors, a main memory for storing processes to be executed by the data processors, a process control block being stored in the main memory for each process, the process control block including: for each process (a) a priority level, (b) a status indicator, (c) a start address in the main memory, and (d) the value of a process instruction count indicative of an execution point in the process where the process was previously interrupted, the main memory including for each processor (a) a status indicator and (b) address field, the main memory including plural areas for storing the processes in waiting queues, the storing areas being arranged in priority levels. the storing areas in like priority levels being linked together. each storing area having data assembled in a format to indicate (a) an address of a following process link in the waiting queue, (b) the priority of the process, (c) the number of the process corresponding to the process link, and (d) a mask for each processor, means responsive to (1) the status indicators for the processors, (2) the address field, (3) masks for the processor and (4) the priority levels of processes in the main memory for calculating an allocation of the processes to the processors, means responsive to the calculated allocation for selectively interrupting a process being executed by a first processor, the first processor being the processor selected by the means for calculating, means responsive to the first processor being interrupted for transferring all signals for the process being executed by the first processor from the first processor to the main memory so that the main memory stores (1) interrupted process, (2) the interrupted process status indicator, and (3) the instruction count of the interrupted process in the first processor, and means for transferring signals for the interrupting process from the main memory to the first processor so that the first processor begins executing the interrupting process at the instruction of the interrupting process indicated by the value of the instruction count of the interrupting process when the interrupting process was previously interrupted.

Claim 2

Dependent Claim 354 words

A data processing system comprising plural individual data processors, a main memory for storing processes to be executed by the data processors, a process control block being stored in the main memory for each process, the process control block including: for each process (a) a priority level, (b) a status indicator, (c) a start address in the main memory, and (d) the value of a process instruction count indicative of an execution point in the process where the process was previously interrupted, the main memory including for each processor (a) a status indicator and (b) address field, the main memory including plural areas for storing the processes in waiting queues, the storing areas being arranged in priority levels. the storing areas in like priority levels being linked together. each storing area having data assembled in a format to indicate (a) an address of a following process link in the waiting queue, (b) the priority of the process, (c) the number of the process corresponding to the process link, and (d) a mask for each processor, means responsive to (1) the status indicators for the processors, (2) the address field, (3) masks for the processor and (4) the priority levels of processes in the main memory for calculating an allocation of the processes to the processors, means responsive to the calculated allocation for selectively interrupting a process being executed by a first processor, the first processor being the processor selected by the means for calculating, means responsive to the first processor being interrupted for transferring all signals for the process being executed by the first processor from the first processor to the main memory so that the main memory stores (1) interrupted process, (2) the interrupted process status indicator, and (3) the instruction count of the interrupted process in the first processor, and means for transferring signals for the interrupting process from the main memory to the first processor so that the first processor begins executing the interrupting process at the instruction of the interrupting process indicated by the value of the instruction count of the interrupting process when the interrupting process was previously interrupted.

Claim 3

Dependent Claim 300 words

A data processing system for executing several processes comprising several individual processors susceptible of having different states, a memory, means including transmission channel for selectively connecting each processor to the memory, the memory storing an execution allocation of the processes to the processors, the allocation of the processes to the processor being susceptible to changes in state, means coupled to the memory for controlling the allocation of the plural processes susceptible for execution by said processors, means included in each processor and coupled via the channels to the means for controlling the allocation and to the other processors for selecting particular processors of the system to perform said allocation of the plural processes susceptible for execution by said processors, said selecting means of each processor including: first signal deriving means, said first signal deriving means being coupled via the channels to the means for controlling the allocation and responding to a change in allocation state of the processes of the system awaiting execution and for storing an indication of the change of allocation state, said first signal deriving means also being coupled to the processors via the channels and being responsive to a change in operating state of the processors to authorize the processor which changed operating state to execute the allocation of the plural processes susceptible for execution by several processors to the processors of the system, a second signal deriving means coupled via the channels to be responsive to the system processors for storing an indication that said allocation is already being performed by any processor, the first signal deriving means being connected to be responsive to the indication stored by the second signal deriving means for preventing execution of the allocation of the plural processes susceptible for execution by said processors to the processors of the system.

Claim 4

Dependent Claim 300 words

A data processing system for executing several processes comprising several individual processors susceptible of having different states, a memory, means including transmission channel for selectively connecting each processor to the memory, the memory storing an execution allocation of the processes to the processors, the allocation of the processes to the processor being susceptible to changes in state, means coupled to the memory for controlling the allocation of the plural processes susceptible for execution by said processors, means included in each processor and coupled via the channels to the means for controlling the allocation and to the other processors for selecting particular processors of the system to perform said allocation of the plural processes susceptible for execution by said processors, said selecting means of each processor including: first signal deriving means, said first signal deriving means being coupled via the channels to the means for controlling the allocation and responding to a change in allocation state of the processes of the system awaiting execution and for storing an indication of the change of allocation state, said first signal deriving means also being coupled to the processors via the channels and being responsive to a change in operating state of the processors to authorize the processor which changed operating state to execute the allocation of the plural processes susceptible for execution by several processors to the processors of the system, a second signal deriving means coupled via the channels to be responsive to the system processors for storing an indication that said allocation is already being performed by any processor, the first signal deriving means being connected to be responsive to the indication stored by the second signal deriving means for preventing execution of the allocation of the plural processes susceptible for execution by said processors to the processors of the system.

Claim 5

Dependent Claim 35 words

The system of claim 2 wherein the second signal deriving means comprises a counter having a count to indicate the number of allocation operations of the processes to the processors which have not been completed.

Claim 6

Dependent Claim 25 words

The system of claim 3 wherein the second signal deriving means comprises a bistable locking means for locking the system when a processor is selected.

Claim 7

Dependent Claim 87 words

The system of claim 4 wherein said main memory includes zones containing queueing lines of the plural processes susceptible to execution by the several processors, said locking means includes means for blocking access to the zones of the main memory containing the queueing lines in response to a modification in the allocation state of the processes, the access being blocked in such a manner that access to said zone is reserved only for the processor performing a distribution of the processes between all of the system processors.

Claim 8

Dependent Claim 34 words

The system of claim 5 wherein the first signal deriving means also comprises means for indicating process interlinkages of the queueing lines each time a process is allocated to a processor of the system.

Claim 9

Dependent Claim 102 words

The system of claim 6 wherein each processor includes registers to which each process susceptible to implementation is assigned, further comprising means coupled to the processors for emptying the state of the registers of each processor to which a process susceptible to implementation is assigned has been allocated in response to the processor to which the candidate process has been allocated implementing another process, means for loading the registers of the processors, said means for emptying being coupled with the means for loading the registers of the selected processor with parameters required for implementation of the process which is allocated to it.

Claim 10

Dependent Claim 25 words

The system of claim 2 wherein the second signal deriving means comprises a bistable locking means for locking the system when a processor is selected.

Claim 11

Dependent Claim 87 words

The system of claim 8 wherein said main memory includes zones containing queueing lines of the plural processes susceptible to execution by the several processors, said locking means includes means for blocking access to the zones of the main memory containing the queueing lines in response to a modification in the allocation state of the processes, the access being blocked in such a manner that access to said zones is reserved only for the processor performing a distribution of the processes between all of the system processors.

Claim 12

Dependent Claim 70 words

The system of claim 2 wherein the main memory stores queueing lines of the processes susceptible to execution by the system, the queueing lines for the processes being interlinked with each other on a priority basis, the first signal deriving means also comprising means for signalling an order in which the processes of the queueing lines are interlinked each time a process is allocated to a processor of the system.

Claim 13

Dependent Claim 102 words

The system of claim 2 wherein each processor includes registers to which each process susceptible to implementation is assigned, further comprising means coupled to the processors for emptying the state of the registers of each processor to which a process susceptible to implementation is assigned has been allocated in response to the processor to which the candidate process has been allocated implementing another process, means for loading the registers of the processors, said means for emptying being coupled with the means for loading the registers of the selected processor with parameters required for implementation of the process which is allocated to it.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1989-05-19	1989-11-18	1990-05-20	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1993-05-19	1993-11-18	1994-05-20	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1997-05-19	1997-11-18	1998-05-20	$7700.00	Window Closed / Lapsed

Apparatus for synchronizing and allocating processes among several processors of a data processing system

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag