Patent US4589089A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4589089A Expired / Lapsed US ⏱️ 0.0 years remaining

Computer-peripheral interface for a game apparatus

Assignee: Midway Amusement Games LLC
•
Filing: 1981-06-18
•
Granted: 1986-05-13
•
Expires: 2001-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the computer system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.

Inventors

  • 👤 Jeffrey E. Frederiksen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 17:55
CPC Classifications
A; A63; A63F; A63F13/00; A63F13/40; A63F13/42; G; G06; G06T; G06T15/00; G06T15/10; A63F2300/00; A63F2300/20; A63F2300/203

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 174 words
An interface for interfacing a computer to a peripheral device wherein the computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines, said interface comprising: control means having inputs operatively connected to the computer control lines and having output lines for supplying multiplexer control signals in response to the computer control signals; multiplexer means having inputs operatively connected to the address lines and control means output lines and having multiplexer data lines operatively connected to the peripheral device, for sequentially conducting groups of address signals on the multiplexer data lines to the peripheral device in response to the control means control signals; and gating means, coupled to the computer data lines, the multiplexer data lines and the control means output lines, for conducting data signals from the peripheral device on the multiplexer data lines to the computer data lines in response to the computer control means control signals.
Claim 2
Dependent Claim 174 words
An interface for interfacing a computer to a peripheral device wherein the computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines, said interface comprising: control means having inputs operatively connected to the computer control lines and having output lines for supplying multiplexer control signals in response to the computer control signals; multiplexer means having inputs operatively connected to the address lines and control means output lines and having multiplexer data lines operatively connected to the peripheral device, for sequentially conducting groups of address signals on the multiplexer data lines to the peripheral device in response to the control means control signals; and gating means, coupled to the computer data lines, the multiplexer data lines and the control means output lines, for conducting data signals from the peripheral device on the multiplexer data lines to the computer data lines in response to the computer control means control signals.
Claim 3
Dependent Claim 173 words
An interface for interfacing a computer to a peripheral device wherein the computer provides a pluality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a pluality of control lines, said interface comprising: control means having inputs operatively connected to the computer control lines and having output lines for supplying multiplexer control signals in response to the computer control signals; multiplexer means having inputs operatively connected to the address lines and control means output lines and having multiplexer data lines operatively connected to the peripheral device, for sequentially conducting groups of address signals on the multiplexer data lines to the peripheral device in response to the control means control signals; and gating means coupled to the computer data lines, the multiplexer data lines and the control means output lines for conducting data signals from the computer data lines to the peripheral device on the multiplexer data lines in response to the control means control signals.
Claim 4
Dependent Claim 173 words
An interface for interfacing a computer to a peripheral device wherein the computer provides a pluality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a pluality of control lines, said interface comprising: control means having inputs operatively connected to the computer control lines and having output lines for supplying multiplexer control signals in response to the computer control signals; multiplexer means having inputs operatively connected to the address lines and control means output lines and having multiplexer data lines operatively connected to the peripheral device, for sequentially conducting groups of address signals on the multiplexer data lines to the peripheral device in response to the control means control signals; and gating means coupled to the computer data lines, the multiplexer data lines and the control means output lines for conducting data signals from the computer data lines to the peripheral device on the multiplexer data lines in response to the control means control signals.
Claim 5
Dependent Claim 18 words
The interface of claims 1 or 2 wherein the multiplexer means includes two 8 to 4 line multiplexers.
Claim 6
Dependent Claim 16 words
The interface of claims 1 or 2 wherein the control means includes a NAND-NOR logic network.
Claim 7
Dependent Claim 28 words
The interface of claims 1 or 2 wherein the peripheral device is coupled to a display for presenting movable symbols formed from a plurality of discrete picture elements.
Claim 8
Dependent Claim 59 words
The interface of claim 5 further coupled to a player-operated means including: an input means adapted to be operated by a player; and a signal means coupled to the computer through the interface and actuable by said input means for affecting the display of movable symbols, and initiating interaction of the player with the movable symbols on the display.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-05-12 1989-11-11 1990-05-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-05-12 1993-11-11 1994-05-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-05-12 1997-11-11 1998-05-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag