Patent US5640422A successfully refreshed from Google Patents.
Patent US4586072A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4586072A Expired / Lapsed US ⏱️ 0.0 years remaining

Bipolar transistor with meshed emitter

Assignee: Fujitsu Ltd
•
Filing: 1982-07-28
•
Granted: 1986-04-29
•
Expires: 2002-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a bipolar type semiconductor having the mesh emitter structure. The centers of intersections in said mesh emitter are hollowed and thereby parts of the base region are exposed. The internal base resistance can be reduced by employing such structure. Thereby, concentration of current into the centers of intersections of said mesh emitter at the time of turn-off can be prevented and the safe operating area of said semiconductor device can be enlarged. Moreover, the fall time of pertinent semiconductor device can be curtailed by reducing an internal base resistance and thereby the switching speed can be improved. In place of hollowing the intersections of the mesh emitter, the emitter regions in said intersections may be selectively shallowed, and furthermore opposite conductivity type regions may be formed within the emitter regions of said intersections.

Inventors

  • 👤 Yasutaka Nakatani
  • 👤 Isamu Kuryu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 09:16
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D84/00; H10D84/101; H10D84/121; H10D84/125

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 92 words
A semiconductor device, comprising: a collector substrate region having a first conductivity type; a base region formed in said collector region, and having a second conductivity type; and a mesh emitter region, of the first conductivity type, formed in said base region so that a plurality of first portions of the base regions are exposed by the mesh emitter region, and having a plurality of intersections defined by said mesh emitter region, each intersection having a center, said centers of said intersections in said mesh emitter region being made substantially electrically inactive.
Claim 2
Dependent Claim 92 words
A semiconductor device, comprising: a collector substrate region having a first conductivity type; a base region formed in said collector region, and having a second conductivity type; and a mesh emitter region, of the first conductivity type, formed in said base region so that a plurality of first portions of the base regions are exposed by the mesh emitter region, and having a plurality of intersections defined by said mesh emitter region, each intersection having a center, said centers of said intersections in said mesh emitter region being made substantially electrically inactive.
Claim 3
Dependent Claim 37 words
A semiconductor device according to claim 1, wherein the centers of said intersections of said mesh emitter region are formed in said base region so that a plurality of second portions of the base region are exposed.
Claim 4
Dependent Claim 52 words
A semiconductor device according to claim 1, wherein said mesh emitter region has a thickness, said centers of said intersections of said mesh emitter region have a thickness, and said thickness of said centers of said intersections of said mesh emitter region are less than said thickness of said mesh emitter region.
Claim 5
Dependent Claim 51 words
A semiconductor device according to claim 1, wherein the mesh emitter region has a thickness and second conductivity type regions are formed at said centers of said intersections of said mesh emitter region, said second conductivity regions having a thickness which is less than the thickness of said mesh emitter region.
Claim 6
Dependent Claim 98 words
A semiconductor device according to claim 1, wherein the semiconductor device has a surface, further comprising an insulating film formed on the surface of the semiconductor device, a plurality of mesh emitter electrodes and a plurality of ballast resistors deposited on said insulating film at said centers of said intersections in said mesh emitter region, each ballast resistor having a first end and a second end, the first end of each ballast resistor being connected to said mesh emitter region, and the second end of each ballast resistor being respectively connected to one of said mesh emitter electrodes.
Claim 7
Dependent Claim 22 words
A semiconductor device according to claim 1, wherein the portions of the base region exposed through the mesh structure are substantially octagonal.

References Cited (Backward Citations)

GB1062146A Cited
US3500143A Cited
US3560814A Cited
US3582723A Cited
US3609460A Cited
US3600646A Cited
WO1982001103A1 Cited
US4511912A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-28 1989-10-28 1990-04-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-28 1993-10-28 1994-04-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-28 1997-10-28 1998-04-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag