Patent US4583168A successfully refreshed from Google Patents.
US4583168A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Read only memory and decode circuit
Assignee: Fairchild Semiconductor Corp
•
Filing: 1983-09-12
•
Granted: 1986-04-15
•
Expires: 2003-09-12
Abstract
Abstract A microprocessor integrated circuit (50) has a read only memory (ROM) (400) which is X and Y addressible and is word, bit and page oriented. The microprocessor integrated circuit (50) has a main injector bus (602) and a ground return bus (604) with a branch ground bus (608) connected to the ground return bus (604) through a ground-balancing resistor (610) in a data path. The circuit (50) has a register file (82) with registers (622) connected to a local bus (604). The local busses (604) are connected to a main bus (602) through a multiplexer (605). The microprocessor integrated circuit (50) includes a D-type flip-flop circuit (700) with asynchronous clear and preset. A latch dual port random access memory (RAM) circuit (900) is employed in the register file (82) of the microprocessor integrated circuit (50).
Inventors
- 👤 Richard Pang
- 👤 Hemraj K. Hingarh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:41
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7828; G06F15/7832
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
60 words
A microprocessor integrated circuit including a read only memory, which comprises a first plurality of X and Y addressible memory locations arranged in words, bits and pages, the X direction accessing one of a second plurality of words on each page, the Y direction addressing one of a third plurality of pages and one of a fourth plurality of bits.
Claim 2
Dependent Claim
60 words
A microprocessor integrated circuit including a read only memory, which comprises a first plurality of X and Y addressible memory locations arranged in words, bits and pages, the X direction accessing one of a second plurality of words on each page, the Y direction addressing one of a third plurality of pages and one of a fourth plurality of bits.
Claim 3
Dependent Claim
24 words
The microprocessor integrated circuit of claim 1 in which said read only memory has a decode circuit including a plurality of page selection transistors.
Claim 4
Dependent Claim
16 words
The microprocessor integrated circuit of claim 2 in which said decode circuit comprises programmable storage transistors.
Claim 5
Dependent Claim
38 words
The microprocessor integrated circuit of claim 3 in which said decode circuit includes a first reference circuit connected between a collector of one of said page selection transistors and an emitter of another of said emitter programmable transistors.
Claim 6
Dependent Claim
53 words
The microprocessor integrated circuit of claim 2 in which said page selection transistors are multiple emitter transistors, one emitted of which is connected to supply outputs from said decode circuit to an output transistor, a second emitter of which is connected to a base of its transistor and to a second reference circuit.
Claim 7
Dependent Claim
62 words
A decode circuit for a read only memory, which comprises a plurality of multiple emitter page selection transistors, one of the multiple emitters of each page selection transistor being connected to supply an output from said decode circuit, another of the multiple emitters of each page selection transistor being connected to a base of its transistor and to receive a reference potential.
Claim 8
Dependent Claim
62 words
A decode circuit for a read only memory, which comprises a plurality of multiple emitter page selection transistors, one of the multiple emitters of each page selection transistor being connected to supply an output from said decode circuit, another of the multiple emitters of each page selection transistor being connected to a base of its transistor and to receive a reference potential.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-04-14 | 1989-10-14 | 1990-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-04-14 | 1993-10-14 | 1994-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-04-14 | 1997-10-14 | 1998-04-15 | $7700.00 | Window Closed / Lapsed |