Patent US4583157A successfully refreshed from Google Patents.
US4583157A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit having a variably boosted node
Assignee: Nokia Bell Labs
•
Filing: 1985-02-08
•
Granted: 1986-04-15
•
Expires: 2005-02-08
Abstract
Abstract An integrated circuit comprises a node that is boosted by one or more boost capacitors depending on the level of the power supply voltage. When the level is below a given threshold, a first booster capacitor is activated. Additional boost capacitors may be provided for activation at still lower thresholds. The boost capacitors are deactivated when the power supply level exceeds the corresponding thresholds. In this manner, a more constant boosted voltage is obtained. This provides for an adequate boosted voltage at low power supply levels, while avoiding excessive boost at high power supply voltages that could damage devices. The technique may be used for boosted row conductors in dynamic random access memories, among other applications.
Inventors
- 👤 Howard C. Kirsch
- 👤 James H. Stefany
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 08:07
CPC Classifications
G; G11; G11C; G11C5/00; H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/62; G11C5/14; G11C5/145; G11C8/00; G11C8/08; H02M1/00; H02M1/0003; H02M1/0016; H02M1/0022
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
75 words
An integrated circuit comprising a node adapted to being boosted to a voltage level in excess of a power supply level applied thereto, characterized in that means are provided for boosting said node an amount dependent on said power supply level, with said means comprising a first boost capacitor that is activated when said power supply level is below a first threshold, and is deactivated when said power supply level is above said first threshold.
Claim 2
Dependent Claim
75 words
An integrated circuit comprising a node adapted to being boosted to a voltage level in excess of a power supply level applied thereto, characterized in that means are provided for boosting said node an amount dependent on said power supply level, with said means comprising a first boost capacitor that is activated when said power supply level is below a first threshold, and is deactivated when said power supply level is above said first threshold.
Claim 3
Dependent Claim
48 words
The integrated circuit of claim 1 further comprising an additional boost capacitor that is activated when said power supply level is below a second threshold, and is deactivated when said power supply level is above said second threshold, wherein said second threshold is less than said first threshold.
Claim 4
Dependent Claim
60 words
The integrated circuit of claim 1 further comprising a row of memory cells each of which comprises an information storage capacitor and an access transistor connected thereto, wherein said row of memory cells is selected when a corresponding row conductor is placed at a high voltage level, and wherein said node adapted to being boosted supplies said high voltage level.
Claim 5
Dependent Claim
44 words
The integrated circuit of claim 1 further comprising a voltage comparator means of activating said boost capacitor when said power supply level is less than said first threshold, and for deactivating said boost capacitor when said power supply level is above said first threshold.
Claim 6
Dependent Claim
30 words
The integrated circuit of claim 4 wherein said voltage comparator comprises an inverter comprising a p-channel field effect transistor and an n-channel field effect transistor having a first gain ratio.
Claim 7
Dependent Claim
39 words
The integrated circuit of claim 5 wherein said voltage comparator means further comprises a second inverter comprising a p-channel field effect transistor and an n-channel field effect transistor having a second gain ratio different from said first gain ratio.
Claim 8
Dependent Claim
36 words
The integrated circuit of claim 1 wherein said means provides a hysteresis for said first threshold, wherein said first boost capacitor is activated at a lower power supply level than that at which it is deactivated.
References Cited (Backward Citations)
US4199806A
Cited
US4250414A
Cited
JPS5662066A
Cited
JPS566670A
Cited
US4346310A
Cited
US4344003A
Cited
US4499387A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-04-14 | 1989-10-14 | 1990-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-04-14 | 1993-10-14 | 1994-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-04-14 | 1997-10-14 | 1998-04-15 | $7700.00 | Window Closed / Lapsed |