← Back to Patent Explorer
US4570089A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse frequency multiplier

Assignee: Toshiba Corp
•
Filing: 1983-05-23
•
Granted: 1986-02-11
•
Expires: 2003-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An input pulse signal is frequency-divided by a flip-flop. The frequency-divided signal from the flip-flop is used to control charging and discharging of a capacitor so as to generate a triangular wave voltage which has the same period as that of the frequency-divided signal. The triangular wave voltage is supplied to a multiwindow comparator which has a plurality of inverting voltages so as to generate a plurality of pulse signals within one period of the triangular wave voltage.

Inventors

  • 👤 Katsumi Nagano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 00:14
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/00006

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 313 words
A pulse frequency multiplier, comprising: a first power source line to which a first power source voltage is supplied; a second power source line to which a second power source voltage is supplied; a flip-flop circuit for receiving and frequency-dividing an input pulse signal to output a frequency-divided pulse signal; a current direction changeover switch controlled by the frequency-divided pulse signal from said flip-flop circuit; a current source circuit, in which the direction of output current is controlled by said current direction changeover switch; a triangular wave generating capacitor connected between an output end of said current circuit and said second power source line so as to generate a triangular wave voltage in response to being charged and discharged, said triangular wave voltage having the same period as the frequency-divided pulse signal; a differentiator for differentiating the frequency-divided pulse signal from said flip-flop circuit; an initial-value-setting circuit connected to receive an output from said differentiator so as to set the triangular wave voltage across said triangular wave generating capacitor at an initial value; a reference voltage generator for generating a reference voltage which sets a peak value for the triangular wave voltage; a voltage comparator for comparing the reference voltage from said reference voltage generator with the triangular wave voltage to obtain a comparison output signal; a voltage control circuit for receiving the comparison output signal from said voltage comparator; a control voltage generating capacitor, the terminal voltage of which is controlled by said voltage control circuit; a voltage-to-current converter for converting the voltage from said control voltage generating capacitor to a current corresponding to the terminal voltage and thereby the level of output current of said current source circuit; and a multiwindow comparator connected to receive the triangular wave voltage from said triangular wave generating capacitor and for generating a plurality of pulse signals during one period of the triangular wave voltage.
Claim 2
Dependent Claim 313 words
A pulse frequency multiplier, comprising: a first power source line to which a first power source voltage is supplied; a second power source line to which a second power source voltage is supplied; a flip-flop circuit for receiving and frequency-dividing an input pulse signal to output a frequency-divided pulse signal; a current direction changeover switch controlled by the frequency-divided pulse signal from said flip-flop circuit; a current source circuit, in which the direction of output current is controlled by said current direction changeover switch; a triangular wave generating capacitor connected between an output end of said current circuit and said second power source line so as to generate a triangular wave voltage in response to being charged and discharged, said triangular wave voltage having the same period as the frequency-divided pulse signal; a differentiator for differentiating the frequency-divided pulse signal from said flip-flop circuit; an initial-value-setting circuit connected to receive an output from said differentiator so as to set the triangular wave voltage across said triangular wave generating capacitor at an initial value; a reference voltage generator for generating a reference voltage which sets a peak value for the triangular wave voltage; a voltage comparator for comparing the reference voltage from said reference voltage generator with the triangular wave voltage to obtain a comparison output signal; a voltage control circuit for receiving the comparison output signal from said voltage comparator; a control voltage generating capacitor, the terminal voltage of which is controlled by said voltage control circuit; a voltage-to-current converter for converting the voltage from said control voltage generating capacitor to a current corresponding to the terminal voltage and thereby the level of output current of said current source circuit; and a multiwindow comparator connected to receive the triangular wave voltage from said triangular wave generating capacitor and for generating a plurality of pulse signals during one period of the triangular wave voltage.
Claim 3
Dependent Claim 51 words
A multiplier according to claim 1, wherein said current direction changeover switch comprises a transistor, a collector and emitter of which are connected between said current source circuit and a second power source line, and a resistor connected to a base of said transistor and an output end of said flip-flop.
Claim 4
Dependent Claim 213 words
A multiplier according to claim 1, wherein said current source circuit comprises: a first transistor, having an emitter connected to said first power source line through a first resistor, and a collector connected to said voltage-to-current converter; a second transistor, having an emitter-base path connected to the base-collector path of said first transistor, and a collector connected to said second power source line; a third transistor, having a base connected to the base of said first transistor, an emitter connected to said first power source line through a second resistor, and a collector connected to said current direction changeover switch and to said second power source line through a collector-emitter path of a fourth transistor; a fifth transistor, having a base connected to the base of said first transistor, an emitter connected to said first power source line through a third resistor, and a collector connected to one side of said triangular wave generating capacitor and also to said second power source line through a colllector-emitter path of a sixth transistor; and a seventh transistor, having a base connected to a node between the collectors of said third and fourth transistors, a collector connected to said first power source line, and an emitter connected to the bases of said fourth and sixth transistors.
Claim 5
Dependent Claim 13 words
A mulitplier according to claim 1, wherein said differentiator comprises a monostable multivibrator.
Claim 6
Dependent Claim 136 words
A multiplier according to claim 1, wherein said initial-value-setting circuit comprises: an eighth transistor, having a collector connected to a first power source line, and an emitter connected to said one side of said triangular wave generating capacitor and also to a second power source line through a fourth resistor and a collector-emitter path of a ninth transistor; a fifth resistor, connected between the base of said ninth transistor and the output of said differentiator; a tenth transistor, having a base connected to the base of said eighth transistor, and a collector connected to its base and to said first power source line through a sixth resistor; and an eleventh transistor, having a collector-emitter path connected between the emitter of said tenth transistor and said second power source line, and a base connected to its collector.
Claim 7
Dependent Claim 92 words
A multiplier according to claim 1, wherein said reference voltage generator comprises seventh, eighth and ninth resistors connected in series between said first power source line and said second power source line; and a transistor, having a collector connected to a node between said seventh and eighth resistors, an emitter connected to said second power source line, and a base connected to a node between said eighth and ninth resistors, a voltage appearing at the node of said seventh and eighth resistors being supplied as the reference voltage to said voltage comparator.
Claim 8
Dependent Claim 51 words
A multiplier according to claim 1, wherein said voltage control circuit comprises a transistor, a collector and an emitter of which are respectively connected to two ends of said control voltage generating capacitor, and a resistor connected between a base of said transistor and an output end of said voltage comparator.
Claim 9
Dependent Claim 50 words
A multiplier according to claim 1, wherein said voltage-to-current converter comprises a thirteenth transistor, having a collector connected to said current source circuit, an emitter connected to said second power source line through a resistor, and a base connected to one of the sides of said control voltage generating capacitor.
Claim 10
Dependent Claim 23 words
A multiplier according to claim 1, wherein said multiwindow comparator provides a plurality of inverting voltages which hold predetermined relationships with each other.
Claim 11
Dependent Claim 148 words
A multiplier according to claim 9, wherein said multiwindow comparator comprises a multi-emitter transistor; voltage division circuits each having resistors which correspond to respective emitters of said multi-emitter transistor so as to provide different voltage division ratios, respectively; and a plurality of transistors having bases respectively connected to voltage division points of a different one of said voltage division circuits and emitters commonly connected to each other, the collectors of selected transistors among said plurality of transistors each being respectively connected to the base of another of said plurality of transistors whose voltage division circuit connected to its base has a smaller voltage division ratio than the voltage division circuit of the transistor being connected, the plurality of pulse signals being producted from the collector of said plurality of transistors whose base is connected to the voltage division circuit which has the smallest of the voltage division ratios.
Claim 12
Dependent Claim 168 words
A multiplier according to claim 9, wherein said multiwindow comparator comprises a plurality of voltage comparators, each having one input which receives a reference voltage having a voltage level different from the voltage levels of the other input reference voltages, and another input which receives the triangular wave voltage from said triangular wave generating capacitor; and a plurality of transistors, having bases respectively connected through resistors to the output of a different one of said voltage comparators and emitters which are commonly connected to said second power source line, the collectors of selected transistors among said plurality of transistors each being respectively connected to the base of another of said plurality of transistors which is associated with a voltage comparator whose one input receives a lower reference voltage than the comparator associated with the transistor being connected, the plurality of pulse signals being produced from the collector of said transistor among said plurality of transistors which is connected to the voltage comparator which receives the lowest reference voltage.

References Cited (Backward Citations)

US3262069A Cited
DE2105874A1 Cited
DE2105873A1 Cited
US3743946A Cited
US3796960A Cited
US4052626A Cited
US4063070A Cited
US4092550A Cited
DE3033867A1 Cited
US4353030A Cited
JPS5645459A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-02-10 1989-08-12 1990-02-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-02-10 1993-08-12 1994-02-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-02-10 1997-08-12 1998-02-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag