← Back to Patent Explorer
US4562553A Expired / Lapsed US ⏱️ 0.0 years remaining

Floating point arithmetic system and method with rounding anticipation

Assignee: Analogic Corp
•
Filing: 1984-03-19
•
Granted: 1985-12-31
•
Expires: 2004-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A floating point arithmetic system with rounding anticipation including an arithmetic unit for arithmetically combining two mantissas; a carry circuit for determining whether the sum will overflow upon the addition of two mantissas and whether the difference will have a leading zero upon the subtraction of two mantissas; the subtrahend in subtraction and the augend in addition include guard, round, and sticky digits; a rounding circuit is responsive to the carry circuit for rounding the least significant digit of the sum when the sum will overflow and for designating for rounding the guard digit of the sum when the sum will not overflow, for designating for rounding the round digit of the difference when the difference will have a leading zero, and for designating for rounding the guard digit of the difference when the difference will not have a leading zero; and means for introducing to the arithmetic unit at the designated digit during the arithmetic combining of the two mantissas an amount equal to one-half the radix to effect the rounding during the arithmetic operation.

Inventors

  • 👤 Bruno A. Mattedi
  • 👤 Hiromichi Watari

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:54
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/483; G06F7/485; G06F7/499; G06F7/49905; G06F7/4991; G06F7/49915; G06F7/49936; G06F7/49942; G06F7/49947

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 184 words
A floating point arithmetic system with rounding anticipation comprising: an arithmetic unit for arithmetically combining two mantissas; a carry circuit for determining whether the sum will overflow upon the addition of two mantissas, and whether the difference will have a leading zero upon the subtraction of two mantissas; the subtrahend in subtraction and the augend in addition including guard, round and sticky digits; a rounding circuit, responsive to the carry circuit, for designating for rounding the least significant digit of the sum when the sum will overflow and for designating for rounding the guard digit of the sum when the sum will not overflow; and for designating for rounding the round digit of the difference when the difference will have a leading zero and for designating for rounding the guard digit of the difference when the difference will not have a leading zero; and means, responsive to said rounding circuit, for introducing to said arithmetic unit at the designated digit during the arithmetic combining of the two manissas an amount equal to one half the radix to effect the rounding during the arithemtic operation.
Claim 2
Dependent Claim 184 words
A floating point arithmetic system with rounding anticipation comprising: an arithmetic unit for arithmetically combining two mantissas; a carry circuit for determining whether the sum will overflow upon the addition of two mantissas, and whether the difference will have a leading zero upon the subtraction of two mantissas; the subtrahend in subtraction and the augend in addition including guard, round and sticky digits; a rounding circuit, responsive to the carry circuit, for designating for rounding the least significant digit of the sum when the sum will overflow and for designating for rounding the guard digit of the sum when the sum will not overflow; and for designating for rounding the round digit of the difference when the difference will have a leading zero and for designating for rounding the guard digit of the difference when the difference will not have a leading zero; and means, responsive to said rounding circuit, for introducing to said arithmetic unit at the designated digit during the arithmetic combining of the two manissas an amount equal to one half the radix to effect the rounding during the arithemtic operation.
Claim 3
Dependent Claim 19 words
The system of claim 1 in which said arithmetic unit includes adder means for performing adding and subtracting operations.
Claim 4
Dependent Claim 29 words
The system of claim 2 in which said carry circuit includes a carry generate/propagate bridge for anticipatorily determining whether the sum will overflow upon the addition of two mantissas.
Claim 5
Dependent Claim 39 words
The system of claim 1 in which said carry circuit includes a rounding anticipation adder for anticipatorily determining whether the difference will have a leading zero when the most significant digit of the subtrahend mantissa has a leading zero.
Claim 6
Dependent Claim 44 words
The system of claim 4 in which said rounding anticipation adder includes means for setting the most significant digit of the subtrahend to one, complementing the most significant digit of the subtrahend, and adding the complement to the most significant digit of the minuend.
Claim 7
Dependent Claim 31 words
The system of claim 1 in which said rounding circuit includes a round determination circuit for determining whether the guard, round and sticky digits are greater than one half the radix.
Claim 8
Dependent Claim 52 words
The system of claim 1 in which said rounding circuit includes an anticipation addition rounding circuit for placing one half the radix into the least significant digit of the arithmetic unit if an overflow will occur and adding one half the radix to the guard digit if an overflow will not occur.
Claim 9
Dependent Claim 56 words
The system of claim 1 in which said rounding circuit includes an anticipation subtraction rounding circuit for adding one half of the radix to the guard digit if there is no leading zero in the difference and adding one half of the radix to the round digit if there is a leading zero in the difference.
Claim 10
Dependent Claim 23 words
The system of claim 1 in which said means for introducing includes a guard digit adder circuit and a round digit adder circuit.
Claim 11
Independent Claim 146 words
A method of rounding anticipation for a floating point arithmetic system comprising: determining whether the sum will overflow upon the addition of two mantissas; determining whether the difference between two mantissas will have a leading zero upon the subtraction of two mantissas; designating for rounding the least significant digit of the sum when the sum will overflow; designating for rounding the guard digit of the sum when the sum will not overflow; designating for rounding the round digit of the difference when the difference will have a leading zero; designating for rounding the guard digit of the difference when the difference will not have a leading zero; arithmetically combining the two mantissas; and introducing to an arithmetic circuit at the designated digit during the arithmetic combining of the two mantissas an amount equal to one half the radix to effect the rounding during the arithmetic operation.
Claim 12
Independent Claim 146 words
A method of rounding anticipation for a floating point arithmetic system comprising: determining whether the sum will overflow upon the addition of two mantissas; determining whether the difference between two mantissas will have a leading zero upon the subtraction of two mantissas; designating for rounding the least significant digit of the sum when the sum will overflow; designating for rounding the guard digit of the sum when the sum will not overflow; designating for rounding the round digit of the difference when the difference will have a leading zero; designating for rounding the guard digit of the difference when the difference will not have a leading zero; arithmetically combining the two mantissas; and introducing to an arithmetic circuit at the designated digit during the arithmetic combining of the two mantissas an amount equal to one half the radix to effect the rounding during the arithmetic operation.

References Cited (Backward Citations)

US3842250A Cited
US4295203A Cited
US4338675A Cited
US4442498A Cited
US4468748A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-12-30 1989-07-01 1989-12-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-12-30 1993-07-01 1993-12-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-12-30 1997-07-01 1997-12-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag