US4562364A
Expired / Lapsed
US
⏱️ 0.0 years remaining
TTL Circuit in which transient current is prevented from flowing therethrough
Assignee: Fujitsu Ltd
•
Filing: 1982-09-27
•
Granted: 1985-12-31
•
Expires: 2002-09-27
Abstract
Abstract A TTL circuit comprising an inverted signal output transistor (Tr 4 ) and an off buffer circuit (Tr 2 , Tr 3 ), alternately turned on and off in response to an input signal, to provide an inverted output. According to the invention, two driving circuits for driving the inverted signal output transistor and the off buffer circuit are separately provided. The threshold voltage of the circuit for driving the off buffer circuit is lower than the threshold voltage of the circuit for driving the inverted signal output transistor, whereby no transient current flows through the off buffer circuit and the inverted signal output transistor.
Inventors
- 👤 Tetsu Tanizawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:24
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/001; H03K19/02; H03K19/08; H03K19/082; H03K19/088
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
279 words
A TTL circuit including a power supply line and ground, comprising: an input terminal for receiving an input signal having a high logic level and a low logic level; an output terminal for providing a logic output signal; an inverted signal output circuit including a first transistor having a base electrode operatively connected to said input terminal, having a collector electrode operatively connected to the power supply line and having an emitter electrode operatively connected to ground, and including a second transistor operatively connected between said first transistor and said output terminal, said inverted signal output circuit having a first threshold voltage and turning on in accordance with said high logic level input signal exceeding said first threshold voltage, making said logic output signal a low logic level; an off-buffer driving circuit comprising a third transistor having a collector electrode operatively connected to the power supply line, having a base electrode operatively connected to said input terminal, having an emitter operatively connected to ground, and having a second threshold voltage lower than the first threshold voltage of said inverted signal output circuit; and an off-buffer circuit, having a first control terminal operatively connected to said output terminal and having a second control terminal operatively connected to said collector electrode of said third transistor, said third transistor turning on upon receipt of said low logic input signal, making said logic output signal a high logic level, whereby said offbuffer circuit turns off upon receipt of said high logic level input signal before said inverted signal output circuit is turned on, and turns on upon receipt of said low logic level signal after said inverted signal output circuit is turned off.
Claim 2
Dependent Claim
279 words
A TTL circuit including a power supply line and ground, comprising: an input terminal for receiving an input signal having a high logic level and a low logic level; an output terminal for providing a logic output signal; an inverted signal output circuit including a first transistor having a base electrode operatively connected to said input terminal, having a collector electrode operatively connected to the power supply line and having an emitter electrode operatively connected to ground, and including a second transistor operatively connected between said first transistor and said output terminal, said inverted signal output circuit having a first threshold voltage and turning on in accordance with said high logic level input signal exceeding said first threshold voltage, making said logic output signal a low logic level; an off-buffer driving circuit comprising a third transistor having a collector electrode operatively connected to the power supply line, having a base electrode operatively connected to said input terminal, having an emitter operatively connected to ground, and having a second threshold voltage lower than the first threshold voltage of said inverted signal output circuit; and an off-buffer circuit, having a first control terminal operatively connected to said output terminal and having a second control terminal operatively connected to said collector electrode of said third transistor, said third transistor turning on upon receipt of said low logic input signal, making said logic output signal a high logic level, whereby said offbuffer circuit turns off upon receipt of said high logic level input signal before said inverted signal output circuit is turned on, and turns on upon receipt of said low logic level signal after said inverted signal output circuit is turned off.
Claim 3
Dependent Claim
90 words
A TTL circuit as set forth in claim 1, further comprising: a first resistor operatively connected between said input terminal and said base electrode of said third transistor; a second resistor operatively connected between the power supply line and said collector electrode of said third transistor; and a diode having a cathode operatively connected to ground and having an anode operatively connected to said emitter electrode of said third transistor, said first resistor having a resistance which allows the voltage at said input terminal to reach the first threshold voltage.
Claim 4
Dependent Claim
149 words
A TTL circuit as set forth in claim 2, further comprising a third resistor having a first terminal operatively connected to the power supply line and having a second terminal, wherein said off-buffer circuit comprises a fourth transistor and a fifth transistor in a Darlington connection, wherein said second control terminal is a base electrode of said fourth transistor and is operatively connected to said collector electrode of said third transistor, said fourth transistor having a collector electrode operatively connected to said second terminal of said third resistor, and said fourth transistor having an emitter electrode, said fifth transistor having a base operatively connected to said emitter electrode of said fourth transistor, said fifth transistor having a collector electrode operatively connected to said collector electrode of said fourth transistor, and wherein said first control terminal is an emitter electrode of said fifth transistor, operatively connected to said output terminal.
Claim 5
Dependent Claim
99 words
A TTL circuit as set forth in claim 2, further comprising a third resistor having a first terminal operatively connected to the power supply line and having a second terminal, wherein said off-buffer circuit comprises a single transistor, wherein said second control terminal of said single transistor is a base electrode operatively connected to said collector electrode of said third transistor, wherein said first control terminal of said single transistor is an emitter electrode operatively connected to said output terminal, and wherein said single transistor has a collector electrode operatively connected to said second terminal of said third resistor.
Claim 6
Dependent Claim
21 words
A TTL circuit as set forth in claim 3, wherein said first, second, third, and fourth transistors are Schottky barrier transistors.
Claim 7
Dependent Claim
17 words
A TTL circuit as set forth in claim 2, wherein said diode is a Schottky barrier diode.
References Cited (Backward Citations)
FR1532506A
Cited
US4092552A
Cited
US4132906A
Cited
US4228371A
Cited
JPS5560339A
Cited
US4413194A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-12-30 | 1989-07-01 | 1989-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-12-30 | 1993-07-01 | 1993-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-12-30 | 1997-07-01 | 1997-12-31 | $7700.00 | Window Closed / Lapsed |