US4551904A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Opposed gate-source transistor
Assignee: Northrop Grumman Space and Mission Systems Corp
•
Filing: 1984-06-11
•
Granted: 1985-11-12
•
Expires: 2004-06-11
Abstract
Abstract A field-effect transistor (FET) and a corresponding method for its fabrication, the transistor having a source and a gate located at opposite faces of an active channel region formed in a substrate, the source being substantially shorter in effective length than the gate and located symmetrically with respect to the gate. The transistor also has two drains, located one at each end of the channel region, and charge carriers flow from the source to the drains in two paths, under control of the same gate. Electrical contact with the source is made from beneath the substrate, while contact with the gate and drains is made from above. The resulting device has a large incremental transconductance and relatively small parasitic impedances, and therefore can operate at much higher frequencies than conventional FET's.
Inventors
- 👤 John J. Berenz
- 👤 G. Conrad Dalman
- 👤 Charles A. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:10
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10D30/00; H10D30/80; H10D30/87; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/161; H10D64/27; H10D64/311; H10D64/411
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
140 words
A method for fabricating a field-effect transistor capable of operation at extremely high frequencies, said method comprising: ion-implanting a source region of relatively short effective length and selected conductivity type in a semi-insulating substrate; epitaxially growing an active channel region over the substrate and the source region; ion-implanting drain contact regions at each end of the active channel region; depositing gate metal over the active channel region; selectively removing the gate metal to define a gate of desired length located directly opposite the source region and in a symmetrical relationship with it; depositing ohmic metal over the drain contact regions; forming an opening in the substrate from beneath, to expose the source region; and forming a metallic layer on the underside of the substrate, including the opening, to act as a ground plane to which the source region is connected.
Claim 2
Independent Claim
140 words
A method for fabricating a field-effect transistor capable of operation at extremely high frequencies, said method comprising: ion-implanting a source region of relatively short effective length and selected conductivity type in a semi-insulating substrate; epitaxially growing an active channel region over the substrate and the source region; ion-implanting drain contact regions at each end of the active channel region; depositing gate metal over the active channel region; selectively removing the gate metal to define a gate of desired length located directly opposite the source region and in a symmetrical relationship with it; depositing ohmic metal over the drain contact regions; forming an opening in the substrate from beneath, to expose the source region; and forming a metallic layer on the underside of the substrate, including the opening, to act as a ground plane to which the source region is connected.
Claim 3
Dependent Claim
52 words
A method as set forth in claim 1, and further comprising the following two steps after said first ion-implanting step: growing an additional semi-insulating layer over the substrate and the source region; and then forming an opening in the additional semi-insulating layer, to define a source region of relatively short effective length.
Claim 4
Dependent Claim
43 words
A method as set forth in claim 2, wherein: the substrate and additional semi-insulating layer are of gallium arsenide; the source region and drain contact regions are of n+ type gallium arsenide; and the active channel region is of n type gallium arsenide.
References Cited (Backward Citations)
US3264492A
Cited
US3663873A
Cited
US3413531A
Cited
US3449647A
Cited
US3894295A
Cited
US4106044A
Cited
US4029795A
Cited
US4015278A
Cited
US4141021A
Cited
US4249190A
Cited
US4343015A
Cited
US4460910A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-11-11 | 1989-05-13 | 1989-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-11-11 | 1993-05-13 | 1993-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-11-11 | 1997-05-13 | 1997-11-12 | $7700.00 | Window Closed / Lapsed |