US4460910A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Heterojunction semiconductor
Assignee: International Business Machines Corp
•
Filing: 1981-11-23
•
Granted: 1984-07-17
•
Expires: 2001-11-23
Abstract
Abstract A heterojunction semiconductor is provided where the carrier transport dimension is governed by a layer thickness and where the characteristics of the materials self-limit process steps. A field effect transistor is provided wherein the work function is matched across regions to reduce limits on the channel dimension. A vertical transistor is provided wherein a vertical web is formed with precise thickness governed by electrolytic etching using photogenerated carrier current.
Inventors
- 👤 Barbara A. Chappell
- 👤 Terry I. Chappell
- 👤 Jerry M. Woodall
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:49
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/80; H10D30/87; H10D30/871; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/80; H10D62/82; H10D62/824; H10P; H10P50/00; H10P50/60; H10P50/61; H10P50/617
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
197 words
A field effect transistor in a monocrystalline body having an exposed surface comprising in combination a first high conductivity region having length and width dimensions in a first plane adjacent to and essentially parallel with said exposed surface, said first high conductivity region having a first bandgap and a first work function, a second high conductivity region having length and width dimensions in a second plane essentially parallel with said first plane, said second high conductivity region having a second bandgap and a second work function, a channel region epitaxially contiguous with positioned between, and forming a heterojunction with said first and said second high conductivity regions said channel region having length and height dimensions in a plane essentially orthogonal to said first and second planes said channel region further having a third bandgap and a third work function, said first bandgap adjacent said exposed surface being larger than said third bandgap in said channel, at least one of said first and said second work function being equal to said third work function gate electrode means operable to control carrier flow in said channel region and, ohmic electrode means on said first and second high conductivity regions.
Claim 2
Dependent Claim
197 words
A field effect transistor in a monocrystalline body having an exposed surface comprising in combination a first high conductivity region having length and width dimensions in a first plane adjacent to and essentially parallel with said exposed surface, said first high conductivity region having a first bandgap and a first work function, a second high conductivity region having length and width dimensions in a second plane essentially parallel with said first plane, said second high conductivity region having a second bandgap and a second work function, a channel region epitaxially contiguous with positioned between, and forming a heterojunction with said first and said second high conductivity regions said channel region having length and height dimensions in a plane essentially orthogonal to said first and second planes said channel region further having a third bandgap and a third work function, said first bandgap adjacent said exposed surface being larger than said third bandgap in said channel, at least one of said first and said second work function being equal to said third work function gate electrode means operable to control carrier flow in said channel region and, ohmic electrode means on said first and second high conductivity regions.
Claim 3
Dependent Claim
16 words
The field effect transistor of claim 1 wherein said gate electrode means involves a schottky barrier.
Claim 4
Dependent Claim
27 words
The field effect transistor of claim 1 wherein said gate electrode means is made up of electrically connected gate segments on each side of said channel region.
Claim 5
Dependent Claim
32 words
The field effect transistor of claim 1 wherein said first high conductivity region is Ga 0 .5 In 0 .5 P, said channel region is GaAs and said source region is Ge.
Claim 6
Dependent Claim
29 words
The field effect transistor of claim 1 wherein said first high conductivity region is InP, said channel region is GaInAsP and said second high conductivity type region is InP.
Claim 7
Dependent Claim
32 words
The field effect transistor of claim 3 wherein said gate segments are electrically continuous with a gate contact positioned on and insulated from an exposed portion of said second high conductivity region.
References Cited (Backward Citations)
US3614549A
Cited
US3982261B1
Cited
US3982261A
Cited
US3801391A
Cited
US3833435A
Cited
US3814993A
Cited
US3958143A
Cited
US4075652A
Cited
JPS5384570A
Cited
US4111725A
Cited
US4173763A
Cited
US4135954A
Cited
US4128733A
Cited
US4364072A
Cited
US4198644A
Cited
US4236166A
Cited
US4262296A
Cited
US4226649A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-07-17 | 1988-01-16 | 1988-07-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-07-17 | 1992-01-16 | 1992-07-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-07-17 | 1996-01-16 | 1996-07-17 | $7700.00 | Window Closed / Lapsed |