US4546394A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Signal reconstruction circuit for digital signals
Assignee: Sansui Electric Co Ltd
•
Filing: 1983-01-26
•
Granted: 1985-10-08
•
Expires: 2003-01-26
Abstract
Abstract A digital signal reconstruction circuit includes a reproduction means for reading a digital data signal recorded on a recording medium, signal derivation means for deriving a plurality of shifted signals produced by sequentially shifting the read digital data, arithmetic means, comprising a logical sum circuit and a logical product circuit, for processing the output from the signal derivation means, selector means for selecting either the output from the logical sum circuit or the logical product circuit and latch means receiving the output of the selection means, the output of the latch means being fed back to the selector means to control the selection of either the logic sum circuit or the logic product circuit in accordance with the logic level of the latch means output.
Inventors
- 👤 Takaaki Yamamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 04:57
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1423; G11B20/10527; G11B20/18
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
94 words
A digital signal reconstruction circuit comprising means for reproducing a digital signal recorded on a recording medium by sampling the digital signal at a plurality of points and when a sampled digital signal differs in content from a preceding sample of the digital signal at any of the plurality of points, the different signal is regarded as correct data and thus reproduced, while when such a different signal does not exist at any of the plurality of points, the same signal as the preceding signal is regarded as being correct data and thus reproduced.
Claim 2
Dependent Claim
94 words
A digital signal reconstruction circuit comprising means for reproducing a digital signal recorded on a recording medium by sampling the digital signal at a plurality of points and when a sampled digital signal differs in content from a preceding sample of the digital signal at any of the plurality of points, the different signal is regarded as correct data and thus reproduced, while when such a different signal does not exist at any of the plurality of points, the same signal as the preceding signal is regarded as being correct data and thus reproduced.
Claim 3
Dependent Claim
100 words
The digital signal reconstruction circuit according to the claim 1 comprising reproduction means for reading out a digital data signal recorded on a recording medium, signal derivation means for deriving a plurality of shifted signals produced by shifting digital data provided from said reproduction means, arithmetic means for processing the outputs of said signal derivation means and for providing two outputs, selection means for selecting one of the outputs of said arithmetic means, and a latch means, producing a delay for receiving the output signal of said selection means and for producing said preceding signal to control the selection means.
Claim 4
Dependent Claim
72 words
The digital signal reconstruction circuit according to the claim 2 wherein said arithmetic means comprises a logical sum circuit and a logical product circuit to which said plurality of shifted signals obtained from said signal derivation means are supplied in a parallel manner and either one of said logical sum circuit and said logical product circuit is selected in accordance with the preceding signal appearing in the output of said latch means.
Claim 5
Dependent Claim
40 words
The digital signal reconstruction circuit according to the claim 3, wherein the logical product circuit is selected when the preceding signal is a logic "1" and the logical sum circuit is selected when the preceding signal is a logic "0".
Claim 6
Dependent Claim
16 words
The circuit according to the claim 2, wherein said signal derivation means comprises a shift register.
Claim 7
Dependent Claim
62 words
A digital signal reconstruction circuit as claimed in claim 2, further including voltage comparison means connected to said signal derivation means, one input of said voltage comparison means being supplied with the output of said reproduction means and the other input is connected to receive an output from said latch means, to thereby vary the threshold level of said voltage comparison means.
Claim 8
Dependent Claim
32 words
A digital signal reconstruction circuit as claimed in claim 6, further including level adjustment means connected between said other input of said voltage comparison means and the output from said latch means.
References Cited (Backward Citations)
US3840892A
Cited
US3862440A
Cited
DD131324A1
Cited
JPS5440067A
Cited
US4241311A
Cited
US4449061A
Cited
EP0047955A2
Cited
EP0063443A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-10-07 | 1989-04-08 | 1989-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-10-07 | 1993-04-08 | 1993-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-10-07 | 1997-04-08 | 1997-10-08 | $7700.00 | Window Closed / Lapsed |