Patent US4539533A successfully refreshed from Google Patents.
US4539533A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital MSK modulator
Assignee: United States Department of the Navy
•
Filing: 1981-04-03
•
Granted: 1985-09-03
•
Expires: 2001-04-03
Abstract
Abstract A digital apparatus for performing minimum-shift-keying (MSK) modulation includes an oscillatory circuit which provides two frequencies related in a predetermined manner, and also includes a processing circuit which divides a stream of digital data to be transmitted into two parallel substreams, one substream comprising even numbered bits from the serial stream and the other substream comprising odd numbered bits from the serial stream. A combining circuit selects one of the frequencies provided by the oscillatory circuit according to the equivalence or divergence of the states of the digital substreams, and further provides as an output the selected frequency waveform or its inverse according to the state of one of the substreams.
Inventors
- 👤 Don M. French
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:10
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/20; H04L27/2003; H04L27/2007; H04L27/2014
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
190 words
A digital minimum-shift-keying modulator, comprising: oscillatory circuit means responsive to a master clock signal of fixed frequency for providing a first digital waveform of variable frequency and a second digital waveform of variable frequency not equal to the first, wherein the first and second frequencies are related in a predetermined manner; processing circuit means responsive to a serial stream of digital data, the data stream having a variable clock frequency, f o , and comprising successive bit periods, the processing circuit means separating the serial stream into two substreams each having a clock frequency f o /2, one substream comprising the succession of even-numbered bit periods of the serial stream and the other substream comprising the succession of odd-numbered bit periods of the serial stream; and combining circuit means coupled to the oscillatory means and the processing means for selecting one digital waveform when the states of the substreams are equivalent or the other digital waveform when the states of the substreams are opposite, and for responding to the state of one substream when the selection is made to provide either the selected waveform or its inverse as an output.
Claim 2
Dependent Claim
190 words
A digital minimum-shift-keying modulator, comprising: oscillatory circuit means responsive to a master clock signal of fixed frequency for providing a first digital waveform of variable frequency and a second digital waveform of variable frequency not equal to the first, wherein the first and second frequencies are related in a predetermined manner; processing circuit means responsive to a serial stream of digital data, the data stream having a variable clock frequency, f o , and comprising successive bit periods, the processing circuit means separating the serial stream into two substreams each having a clock frequency f o /2, one substream comprising the succession of even-numbered bit periods of the serial stream and the other substream comprising the succession of odd-numbered bit periods of the serial stream; and combining circuit means coupled to the oscillatory means and the processing means for selecting one digital waveform when the states of the substreams are equivalent or the other digital waveform when the states of the substreams are opposite, and for responding to the state of one substream when the selection is made to provide either the selected waveform or its inverse as an output.
Claim 3
Dependent Claim
163 words
A modulator according to claim 1 wherein the oscillatory circuit means comprises: source means coupled to receive the master clock signal for producing a first reference waveform whose frequency is a fraction of the frequency of the master clock; and a separate generating circuit for each digital waveform, each generating circuit comprising: a phase lock loop responsive to two reference waveforms for providing a source waveform, the frequency of the source waveform varying according to the phase difference between the reference waveforms; wherein the phase lock loop is coupled to the source means to receive the first reference waveform; a variable first circuit means operatively coupled to receive the source waveform for deriving a second reference waveform of variable frequency, the second reference waveform being provided to the oscillator; and reducing circuit means coupled to receive the source waveform for reducing the frequency of the source waveform to produce a digital waveform having a frequency which is a fraction of the source waveform.
Claim 4
Dependent Claim
14 words
A modulator according to claim 2 wherein the source means comprises a divider circuit.
Claim 5
Dependent Claim
20 words
A modulator according to claim 3 wherein the variable first circuit means comprises a divider circuit having a variable divisor.
Claim 6
Dependent Claim
118 words
A modulator according to claim 1 wherein the processing circuit means comprises: variable clock circuit means responsive to the master clock signal for deriving therefrom a first clock waveform having a frequency which is varied to equal f o ; and storage means having at least two sections, the storage means coupled to receive the serial stream of digital data and responsive to the first clock waveform for storing on one section the state of the data stream occurring during odd-numbered clock periods beginning with the first, and for storing in another section the state of the data stream occurring during even-numbered clock periods beginning with the second, the storage in each section lasting for two clock periods.
Claim 7
Dependent Claim
16 words
A modulator according to claim 5 wherein the variable clock circuit means comprises a programmable counter.
Claim 8
Dependent Claim
115 words
A modulator according to claim 1 wherein the combining circuit means comprises: an exclusive-OR gate for comparing the states of the substreams; selective gating means coupled to receive an output of the exclusive-OR gate for selecting and providing as an output the first digital waveform when the states of the substreams are equivalent, or the second digital waveform when the states are unequal; and phase gating means coupled to receive the output of the selective gating means and said one substream for providing as an output the selected digital waveform when the substream is in one state and for providing the inverse of the selected digital waveform when the substream is in the opposite state.
Claim 9
Dependent Claim
163 words
A modulator according to claim 7 wherein the oscillatory circuit means comprises: source means coupled to receive the master clock signal for producing a first reference waveform whose frequency is a fraction of the frequency of the master clock; and a separate generating circuit for each digital waveform, each generating circuit comprising: a phase lock loop responsive to two reference waveforms for providing a source waveform, the frequency of the source waveform varying according to the phase difference between the reference waveforms; wherein the phase lock loop is coupled to the source means to receive the first reference waveform; a variable first circuit means operatively coupled to receive the source waveform for deriving a second reference waveform of variable frequency, the second reference waveform being provided to the oscillator; and reducing circuit means coupled to receive the source waveform for reducing the frequency of the source waveform to produce a digital waveform having a frequency which is a factor of the source waveform.
Claim 10
Dependent Claim
17 words
A modulator as in claim 8 wherein the first reference waveform source means comprises a divider circuit.
Claim 11
Dependent Claim
20 words
A modulator as in claim 9 wherein the variable first circuit means comprises a divider circuit having a variable divisor.
Claim 12
Dependent Claim
117 words
A modulator as in claim 10 wherein the processing circuit comprises: variable clock circuit means responsive to the master clock signal for deriving therefrom a first clock waveform having a frequency which is varied to equal f o ; and storage means having at least two sections, the storage means coupled to receive the serial stream of digital data and responsive to the first clock waveform for storing in one section the state of the data steam occurring during odd-numbered clock periods beginning with the first, and for storing in another section the state of the data stream occurring during even-numbered clock periods beginning with the second, the storage in each section lasting for two clock periods.
Claim 13
Dependent Claim
20 words
A modulator as in claim 11 wherein the variable clock circuit means comprises a divider circuit having a variable divider.
Claim 14
Dependent Claim
19 words
A modulator as in claim 12 wherein the reducing circuit means comprises a presettable counter configured as a divider.
Claim 15
Dependent Claim
32 words
A modulator as in claim 13 further including a low pass filter means coupled to receive the output of the phase gating means for converting the phase gating output to a sinusoid.
References Cited (Backward Citations)
US3731233A
Cited
US4066841A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-09-02 | 1989-03-04 | 1989-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-09-02 | 1993-03-04 | 1993-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-09-02 | 1997-03-04 | 1997-09-03 | $7700.00 | Window Closed / Lapsed |