Patent US4536663A successfully refreshed from Google Patents.
US4536663A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Comparator circuit having full supply common mode input
Assignee: Motorola Solutions Inc
•
Filing: 1983-07-01
•
Granted: 1985-08-20
•
Expires: 2003-07-01
Abstract
Abstract The input voltage signals to a comparison circuit may vary between levels substantial equal to the first and second supply voltages (e.g. typically 5 volts and ground). A first transistor circuit is coupled to a current mirror circuit and to an output node for supplying a mirrorable current to the current mirror circuit which in turn reduces the voltage at the output node when the first input voltage approaches the upper supply voltage, and supplies a current to the output to increase the voltage thereat when the second input approaches the upper supply voltage. A second transistor circuit is also coupled to the current mirror and to the output for supplying a mirrorable current to the current mirror means so as to reduce the voltage at the output when the second input voltage approaches ground, and supplies current to the output to increase the voltage thereat when the first input voltage approaches ground. The output node has coupled thereto a level shifting transistor and first and second follower transistors.
Inventors
- 👤 Ira Miller
- 👤 Robert C. Rumbaugh
- 👤 John J. Price, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 21:16
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/0038; H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2409; H03K5/2418
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
257 words
A circuit for comparing first and second input voltages which may vary between a first supply voltage and a second lower supply voltage, said circuit characterized by being powered by said first and second supply voltages and comprising: current mirror means coupled to an output of said circuit; first transistor means coupled to said current mirror means and to said output for supplying a mirrorable current to said current mirror means to reduce the voltage at said output when said first input voltage is slightly less than said second input voltage, and said second input voltage is slightly less than or substantially equal to said first supply voltage, and for supplying current to said output to increase the voltage at said output when said second input voltage is slightly less than said first input voltage, and said first input voltage is slightly less than or substantially equal to said first supply voltage; and second transistor means coupled to said current mirror means and to said output for supplying a mirrorable current to said current mirror means to reduce the voltage at said output when said first input voltage is slightly less than said second input voltage, and said first input voltage is slightly greater than or substantially equal to said second supply voltage, and for supplying current to said output to increase the voltage at said output when said second input voltage is slightly less than said first input voltage and said second input voltage is slightly greater than or substantially equal to said second supply voltage.
Claim 2
Dependent Claim
257 words
A circuit for comparing first and second input voltages which may vary between a first supply voltage and a second lower supply voltage, said circuit characterized by being powered by said first and second supply voltages and comprising: current mirror means coupled to an output of said circuit; first transistor means coupled to said current mirror means and to said output for supplying a mirrorable current to said current mirror means to reduce the voltage at said output when said first input voltage is slightly less than said second input voltage, and said second input voltage is slightly less than or substantially equal to said first supply voltage, and for supplying current to said output to increase the voltage at said output when said second input voltage is slightly less than said first input voltage, and said first input voltage is slightly less than or substantially equal to said first supply voltage; and second transistor means coupled to said current mirror means and to said output for supplying a mirrorable current to said current mirror means to reduce the voltage at said output when said first input voltage is slightly less than said second input voltage, and said first input voltage is slightly greater than or substantially equal to said second supply voltage, and for supplying current to said output to increase the voltage at said output when said second input voltage is slightly less than said first input voltage and said second input voltage is slightly greater than or substantially equal to said second supply voltage.
Claim 3
Dependent Claim
129 words
A circuit according to claim 1 wherein said first transistor means comprises: a first NPN transistor having a base for coupling to said first input voltage, a collector for coupling to said first supply voltage and having an emitter; a second NPN transistor having a base for coupling to said second input voltage, a collector for coupling to said first supply voltage and having an emitter; a first PNP transistor having an emitter coupled to the emitter of said first NPN transistor, a collector coupled to said current mirror means, and having a base; and a second PNP transistor having an emitter coupled to the emitter of said second NPN transistor, a base coupled to the base of said first PNP transistor and a collector coupled to said output.
Claim 4
Dependent Claim
145 words
A circuit according to claim 2 wherein said second transistor means comprises: a third PNP transistor having a collector coupled to said second supply voltage, a base coupled to said first input voltage and having an emitter; a fourth PNP transistor having a base coupled to the emitter of said third PNP transistor, a collector coupled to said output and having an emitter; a fifth PNP transistor having an emitter coupled to the emitter of said fourth PNP transistor, a collector coupled to said current mirror means and having a base; a sixth PNP transistor having an emitter coupled to the base of said fifth PNP transistor, a collector coupled to said second supply voltage and a base coupled to said second input voltage; and a current source for coupling between said first supply voltage and the emitters of said fourth and fifth PNP transistors.
Claim 5
Dependent Claim
26 words
A circuit according to claim 3 wherein each of said first and second PNP transistors are equipped with a second collector coupled to its respective base.
Claim 6
Dependent Claim
38 words
A circuit according to claim 4 further comprising a level shifting transistor having a base coupled to said output, a collector for coupling to said second supply voltage and an emitter for coupling to said first supply voltage.
Claim 7
Dependent Claim
43 words
A circuit according to claim 5 further comprising a first follower transistor having a base coupled to the emitter of said level shifting transistor, a collector for coupling to said first supply voltage and an emitter for coupling to said second supply voltage.
Claim 8
Dependent Claim
42 words
A circuit according to claim 6 further comprising a second transistor having a base coupled to the emitter of said first follower transistor, a collector for coupling to said first supply voltage, and an emitter for coupling to said second supply voltage.
Claim 9
Dependent Claim
22 words
A circuit according to claim 7 wherein said first supply voltage is approximately 5 volts and said second supply voltage is ground.
References Cited (Backward Citations)
US3921008A
Cited
US4147944A
Cited
US4378529A
Cited
US4345213A
Cited
US4446385A
Cited
JPS5888919A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-08-19 | 1989-02-18 | 1989-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-08-19 | 1993-02-18 | 1993-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-08-19 | 1997-02-18 | 1997-08-20 | $7700.00 | Window Closed / Lapsed |