Patent US4532607A successfully refreshed from Google Patents.
US4532607A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable circuit including a latch to store a fuse's state
Assignee: Toshiba Corp
•
Filing: 1982-07-16
•
Granted: 1985-07-30
•
Expires: 2002-07-16
Abstract
Abstract A programmable circuit has a fuse element grounded at one end and melted or not melted according to the data to be programmed and a select circuit for selectively producing either of two signals according to "melted" or "not melted" states of the fuse element. The other end of the fuse element is connected through a switching element to the power source terminal, and through a latch circuit to the select circuit. By turning on the switching element at least one time, a level corresponding to a melted state of the fuse element is latched in the latch circuit.
Inventors
- 👤 Yukimasa Uchida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:49
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/781; G11C17/00; G11C17/14; G11C17/18; G11C29/785; G11C29/789
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
70 words
A programmable circuit comprising: fuse means set at a first potential at one end, which is blown according to address data to be programmed; potential setting means for supplying a pulse signal of a second potential to the other end of said fuse means; and feedback type latch means responsive to said pulse signal for latching a voltage across said fuse means to provide a read-out of said address data.
Claim 2
Dependent Claim
70 words
A programmable circuit comprising: fuse means set at a first potential at one end, which is blown according to address data to be programmed; potential setting means for supplying a pulse signal of a second potential to the other end of said fuse means; and feedback type latch means responsive to said pulse signal for latching a voltage across said fuse means to provide a read-out of said address data.
Claim 3
Dependent Claim
51 words
A programmable circuit according to claim 1, wherein said potential setting means includes a MOSFET connected between said other end of said fuse means and a second potential terminal, and a signal generator connected to the gate of said MOSFET for selectively producing a timing signal to turn on said MOSFET.
Claim 4
Dependent Claim
61 words
A programmable circuit according to claim 2, wherein said fuse means is blown according to the address data containing defective bits of a memory, the output signal from said latch means is supplied to a spare address decoder of said memory, and said signal generator produces a timing signal in synchronism with a change of an address signal of said memory.
Claim 5
Dependent Claim
23 words
A programmable circuit according to claim 2, wherein said signal generator produces a timing signal when a main power source is turned ON.
Claim 6
Dependent Claim
31 words
A programmable circuit according to claim 1, wherein said potential setting means is a circuit for supplying the second potential through a capacitor to said other end of said fuse element.
Claim 7
Dependent Claim
66 words
A programmable circuit according to claim 5, wherein said fuse means is blown according to the address data containing the defective bits of a memory, the output signal from said latch means is supplied to a spare address decoder of said memory, and said potential setting means includes means for supplying said second potential in synchronism with a change of an address signal of said memory.
Claim 8
Dependent Claim
27 words
A programmable circuit according to claim 5, wherein said potential setting means includes means for supplying said second potential when a main power source is turned ON.
Claim 9
Dependent Claim
29 words
A programmable circuit according to claim 1, wherein said potential setting means includes a second potential terminal connected through a capacitor to said other end of said fuse element.
Claim 10
Dependent Claim
67 words
A programmable memory for storing address data in a spare memory decoder operable for decoding address signals applied to a semiconductor memory system comprising: programmable nonvolatile memory means for storing Permanent address data; semiconductor latch means coupled to said nonvolatile memory means for storing binary data for decoding said applied address signals; and enabling means for periodically enabling said latch means to store said permanent address data.
Claim 11
Dependent Claim
67 words
A programmable memory for storing address data in a spare memory decoder operable for decoding address signals applied to a semiconductor memory system comprising: programmable nonvolatile memory means for storing Permanent address data; semiconductor latch means coupled to said nonvolatile memory means for storing binary data for decoding said applied address signals; and enabling means for periodically enabling said latch means to store said permanent address data.
Claim 12
Dependent Claim
28 words
The programmable memory set forth in claim 9 wherein said enabling means includes means for enabling said latch means in response to the application of said address signals.
Claim 13
Dependent Claim
38 words
The programmable memory set forth in claim 9 wherein said system includes a main power source and wherein said enabling means includes means for enabling said latch means in response to the activation of said main power source.
Claim 14
Dependent Claim
47 words
The programmable memory set forth in claim 9 further comprising means for programming said nonvolatile memory means by modifying said means to permanently store address data representing the address of a memory location within said semiconductor memory system which has been determined to include defective memory components.
References Cited (Backward Citations)
US3870901A
Cited
US3917960A
Cited
US3950654A
Cited
US4196362A
Cited
US4267466A
Cited
US4300065A
Cited
US4399372A
Cited
US4281398A
Cited
US4346459A
Cited
US4446534A
Cited
US4385245A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-07-29 | 1989-01-28 | 1989-07-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-07-29 | 1993-01-28 | 1993-07-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-07-29 | 1997-01-28 | 1997-07-30 | $7700.00 | Window Closed / Lapsed |