Patent US3019341A successfully refreshed from Google Patents.
Patent US4531068A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4531068A Expired / Lapsed US ⏱️ 0.0 years remaining

Bus line precharging tristate driver circuit

Assignee: International Business Machines Corp
•
Filing: 1983-09-19
•
Granted: 1985-07-23
•
Expires: 2003-09-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A tristate driver circuit is provided on an integrated circuit chip for driving a bus line or signal line located off of the chip. This circuit very rapidly charges the bus line or signal line to positive voltage level each time and just before it switches to its tristate or high impedance output condition. This eliminates the need for a pull-up resistor or pull-up transistor to be connected to the off-chip bus line or signal line.

Inventors

  • 👤 Wayne R. Kraft
  • 👤 Victor S. Moore
  • 👤 William L. Stahl, Jr.
  • 👤 Nandor G. Thoma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 09:41
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/023; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 174 words
A signal line precharging tristate driver circuit formed on an integrated circuit chip for driving a signal line located off of the chip comprising: a first input terminal for receiving two-level binary input signals; driver circuitry coupled to the first input terminal and having a normal uninhibited operating mode for producing on the signal line two-level binary output signals having values determined by the values of the input signals; a second and separate input terminal for receiving a control signal; Precharge circuitry coupled to the second input terminal and to the driver circuitry and responsive to a control signal at the second input terminal for overriding the binary input signals and causing the driver circuitry to commence charging the signal line; and tristate circuitry coupled to the second input terminal and to the driver circuitry and operative during the occurrence of the control signal for responding to the output voltage level of the driver circuitry for switching the driver circuitry to a high impedance output condition when its output voltage reaches a predetermined level.
Claim 2
Dependent Claim 174 words
A signal line precharging tristate driver circuit formed on an integrated circuit chip for driving a signal line located off of the chip comprising: a first input terminal for receiving two-level binary input signals; driver circuitry coupled to the first input terminal and having a normal uninhibited operating mode for producing on the signal line two-level binary output signals having values determined by the values of the input signals; a second and separate input terminal for receiving a control signal; Precharge circuitry coupled to the second input terminal and to the driver circuitry and responsive to a control signal at the second input terminal for overriding the binary input signals and causing the driver circuitry to commence charging the signal line; and tristate circuitry coupled to the second input terminal and to the driver circuitry and operative during the occurrence of the control signal for responding to the output voltage level of the driver circuitry for switching the driver circuitry to a high impedance output condition when its output voltage reaches a predetermined level.
Claim 3
Dependent Claim 37 words
A tristate driver circuit in accordance with claim 1 wherein the precharge circuitry comprises circuitry coupled to the driver circuitry and responsive to the control signal for forcing the driver circuitry to produce a high level output.
Claim 4
Dependent Claim 77 words
A tristate driver circuit in accordance with claim 1 wherein the tristate circuitry includes: voltage sensitive circuitry coupled to the output of the driver circuitry and operative during the occurrence of the control signal for forcing the driver circuitry to its high impedance output condition when its output voltage reaches the predetermined level; and circuitry responsive to the absence of the control signal for disabling the voltage sensitive circuitry during the normal operation of the driver circuitry.
Claim 5
Dependent Claim 87 words
A tristate driver circuit in accordance with claim 1 wherein the tristate circuitry includes: a bistable circuit which is maintained in a first state when the control signal is absent and which is operative when the control signal is present to switch to a second state when the driver circuitry output voltage reaches the predetermined level; circuitry coupled to the driver circuitry and to the bistable circuit for maintaining the high impedance output condition of the driver circuitry when the bistable circuit is in its second state.
Claim 6
Dependent Claim 58 words
A tristate driver circuit in accordance with claim 4 and further including fast-acting circuitry responsive to the control signal and to the output voltage of the driver circuitry for rapidly initiating the switching of the driver circuitry to its high impedance output condition when the control signal is present and when the output voltage reaches the predetermined level.
Claim 7
Dependent Claim 257 words
A signal line precharging tristate driver circuit formed on an integrated circuit chip for driving a signal line located off of the chip comprising: driver circuitry responsive to an input signal for producing on the signal line an output signal having a value determined by the value of the input signal; precharge circuitry coupled to the driver circuitry and responsive to a control signal for overriding the input signal and causing the driver circuitry to commence charging the signal line; and tristate circuitry coupled to the driver circuitry and responsive to said control signal and to the output voltage level of the driver circuitry for switching the driver circuitry to a high impedance output condition when its output voltage reaches a predetermined level; said tristate circuitry including a bistable circuit which is maintained in a first state when the control signal is absent and which is operative when the control signal is present to switch to a second state when the driver circuitry output voltage reaches the predetermined level; said tristate circuitry also including circuitry coupled to the driver circuitry and to the bistable circuit for maintaining the high impedance output condition of the driver circuitry when the bistable circuit is in its second state; and said tristate circuitry further including fast-acting circuitry responsive to the control signal and to the output voltage of the driver circuitry for rapidly initiating the switching of the driver circuitry to its high impedance output condition when the control signal is present and when the output voltage reaches the predetermined level.
Claim 8
Dependent Claim 257 words
A signal line precharging tristate driver circuit formed on an integrated circuit chip for driving a signal line located off of the chip comprising: driver circuitry responsive to an input signal for producing on the signal line an output signal having a value determined by the value of the input signal; precharge circuitry coupled to the driver circuitry and responsive to a control signal for overriding the input signal and causing the driver circuitry to commence charging the signal line; and tristate circuitry coupled to the driver circuitry and responsive to said control signal and to the output voltage level of the driver circuitry for switching the driver circuitry to a high impedance output condition when its output voltage reaches a predetermined level; said tristate circuitry including a bistable circuit which is maintained in a first state when the control signal is absent and which is operative when the control signal is present to switch to a second state when the driver circuitry output voltage reaches the predetermined level; said tristate circuitry also including circuitry coupled to the driver circuitry and to the bistable circuit for maintaining the high impedance output condition of the driver circuitry when the bistable circuit is in its second state; and said tristate circuitry further including fast-acting circuitry responsive to the control signal and to the output voltage of the driver circuitry for rapidly initiating the switching of the driver circuitry to its high impedance output condition when the control signal is present and when the output voltage reaches the predetermined level.

References Cited (Backward Citations)

US4096398A Cited
US4449064A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-07-22 1989-01-21 1989-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-07-22 1993-01-21 1993-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-07-22 1997-01-21 1997-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag