Patent US4523179A successfully refreshed from Google Patents.
US4523179A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integratable D/A converter
Assignee: AG Communication Systems Corp
•
Filing: 1982-12-20
•
Granted: 1985-06-11
•
Expires: 2002-12-20
Abstract
Abstract A D/A converter having a feedback capacitor C1 between the inverting input and output of an operational amplifier A1 having a virtual ground on the inverting input. First switch means is sequentially responsive to binary values of bits of a digital input word for connecting a bus line to either a reference voltage or ground. Second switch means alternately connects opposite sides of a second capacitor C2═C1 between ground and the bus line for sampling the logic level of a bit, and across C1 for redistributing sampled charge during each bit. The charge on C1 is transferred to a storage capacitor and then reset to zero at the end of each word. In an alternate embodiment, one of a pair of switched capacitors samples the logic level while the other is connected across C1 for redistributing stored charge. In another embodiment, binary weighted capacitors sample the logic levels of bits in pairs and are simultaneously connected across C1 for redistributing charge. In another embodiment, n switched capacitors simultaneously sample the logic levels of associated bits and are sequentially connected across A1 for redistributing charge.
Inventors
- 👤 Christopher W. Kapral
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 07:59
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/72
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
248 words
An integratable digital to analog converter comprising: first and second capacitors having capacitances of the same values, and having one and other sides thereof; a third capacitor having one and other sides and a capacitance twice that of said first capacitor; a differential input operational amplifier means having an inverting input terminal and an output terminal electrically connected to one and other sides, respectively, of said first capacitor and having a non-inverting input electrically connected to ground for impressing a virtual ground potential on said inverting input terminal; first switch means sequentially responsive to unique adjacent pairs of binary bits in ascending order of the bit position in a digital input word for impressing onto first and second bus lines one of a prescribed voltage from a voltage source and the ground reference voltage which may correspond to a binary one and zero, respectively, in the associated bit; the first and second bus line voltages being associated with the least significant bit and most significant bit, respectively, of a bit pair; and second switch means operative for each bit cycle in said first switch means for first connecting said one sides of said second and third capacitors to ground and said other sides thereof to said first and second bus lines, respectively, for sampling the bus line voltages, and then simultaneously connecting said one and other sides of said second and third capacitors to associated sides of said first capacitor for redistributing the charge voltages on said capacitors.
Claim 2
Dependent Claim
248 words
An integratable digital to analog converter comprising: first and second capacitors having capacitances of the same values, and having one and other sides thereof; a third capacitor having one and other sides and a capacitance twice that of said first capacitor; a differential input operational amplifier means having an inverting input terminal and an output terminal electrically connected to one and other sides, respectively, of said first capacitor and having a non-inverting input electrically connected to ground for impressing a virtual ground potential on said inverting input terminal; first switch means sequentially responsive to unique adjacent pairs of binary bits in ascending order of the bit position in a digital input word for impressing onto first and second bus lines one of a prescribed voltage from a voltage source and the ground reference voltage which may correspond to a binary one and zero, respectively, in the associated bit; the first and second bus line voltages being associated with the least significant bit and most significant bit, respectively, of a bit pair; and second switch means operative for each bit cycle in said first switch means for first connecting said one sides of said second and third capacitors to ground and said other sides thereof to said first and second bus lines, respectively, for sampling the bus line voltages, and then simultaneously connecting said one and other sides of said second and third capacitors to associated sides of said first capacitor for redistributing the charge voltages on said capacitors.
Claim 3
Dependent Claim
20 words
The converter according to claim 1 wherein binary zeros are stuffed as additional least significant bits of the digital word.
Claim 4
Dependent Claim
32 words
The converter circuit according to claim 1 wherein the number of bits in the digital word is made even by stuffing binary zeros as additional bits on at least one end thereof.
Claim 5
Dependent Claim
29 words
The converter circuit according to claim 1 wherein the number of bits in the digital word is made even by stuffing binary zeros as additional least significant bits thereof.
Claim 6
Dependent Claim
255 words
An integratable digital to analog converter comprising: a first capacitor having a prescribed capacitance and having one and other sides thereof; a differential input operational amplifier means having an inverting input terminal and an output terminal electrically connected to one and other sides, respectively, of said first capacitor and having a non-inverting input electrically connected to ground for impressing a virtual ground potential on said inverting input terminal; a plurality of m binary weighted capacitors having one and other sides thereof, where m is less than or equal to the number n of bits in a digital word in which binary zeroes are stuffed as additional bits on at least one end of the digital word to make n an integral multiple of m; first switch means sequentially responsive to groups of m bits in ascending order of the bit position in a digital input word for impressing onto each one of m different bus lines one of a prescribed voltage from a voltage source and a ground reference voltage level, which may correspond to a binary one and zero in bits of an associated group thereof; and second switch means operative for each m-bit cycle in said first switch means for first connecting said one and other side of each binary weighted capacitor to ground and an associated bus line for sampling the line voltages, and then simultaneously connecting said one and other sides of each binary weighted capacitor to associated sides of said first capacitor for redistributing the charge voltages on said capacitors.
Claim 7
Dependent Claim
255 words
An integratable digital to analog converter comprising: a first capacitor having a prescribed capacitance and having one and other sides thereof; a differential input operational amplifier means having an inverting input terminal and an output terminal electrically connected to one and other sides, respectively, of said first capacitor and having a non-inverting input electrically connected to ground for impressing a virtual ground potential on said inverting input terminal; a plurality of m binary weighted capacitors having one and other sides thereof, where m is less than or equal to the number n of bits in a digital word in which binary zeroes are stuffed as additional bits on at least one end of the digital word to make n an integral multiple of m; first switch means sequentially responsive to groups of m bits in ascending order of the bit position in a digital input word for impressing onto each one of m different bus lines one of a prescribed voltage from a voltage source and a ground reference voltage level, which may correspond to a binary one and zero in bits of an associated group thereof; and second switch means operative for each m-bit cycle in said first switch means for first connecting said one and other side of each binary weighted capacitor to ground and an associated bus line for sampling the line voltages, and then simultaneously connecting said one and other sides of each binary weighted capacitor to associated sides of said first capacitor for redistributing the charge voltages on said capacitors.
Claim 8
Dependent Claim
32 words
The converter circuit according to claim 5 wherein the number of bits in the digital word is made even by stuffing binary zeros as additional bits on at least one end thereof.
Claim 9
Dependent Claim
29 words
The converter circuit according to claim 5 wherein the number of bits in the digital word is made even by stuffing binary zeros as additional least significant bits thereof.
Claim 10
Dependent Claim
20 words
The converter according to claim 5 wherein binary zeros are stuffed as additional least significant bits of the digital word.
Claim 11
Dependent Claim
25 words
The converter according to claim 5 wherein said capacitors are integrated capacitors and their one and other sides are the top and bottom plates thereof.
Claim 12
Dependent Claim
54 words
The converter according to claim 9 comprising third switch means operative subsequent to redistribution of the charge on said capacitors that is associated with the most significant bit in the digital input word for resetting the charge voltage on said first capacitor to substantially zero volts prior to receipt of the next digital word.
Claim 13
Dependent Claim
64 words
The converter according to claim 10 further comprising sample-hold means periodically operative for sampling and holding the output voltage of said amplifier for a charge voltage on said first capacitor obtained from a redistribution of the charge on said capacitors for the most significant bit in the digital input word prior to said third switch means resetting the charge voltage on said first capacitor.
Claim 14
Independent Claim
235 words
The method of converting a digital input word, corresponding to a binary number, to an associated analog signal comprising the steps of: electrically connecting one and other sides of a first capacitor to the inverting input terminal and the output terminal of a differential input operational amplifier; electrically connecting the non-inverting input of the amplifier to a ground reference voltage for impressing a virtual ground potential on its inverting input terminal; the amplifier and first capacitor, which is a feedback capacitor, operating as a voltage source; sequentially impressing onto first and second bus lines one of a prescribed voltage from a voltage source and the ground reference voltage for a binary one and zero in the least significant bit and most significant bit, respectively, of different pairs of bits of the digital input word in the ascending order of the bit position thereof; simultaneously electrically connecting one sides of second and third binary weighted capacitors, having capacitances equal to that of and twice that of the capacitance of the first capacitor, to ground and the other sides of the second and third capacitors to the first and second bus lines, respectively, for sampling the bus voltages, and then simultaneously electrically connecting one and other sides of the second and third capacitors to associated sides of the first capacitor for redistributing the charge-voltages on the capacitors for each pair of bits of the digital input word.
Claim 15
Independent Claim
235 words
The method of converting a digital input word, corresponding to a binary number, to an associated analog signal comprising the steps of: electrically connecting one and other sides of a first capacitor to the inverting input terminal and the output terminal of a differential input operational amplifier; electrically connecting the non-inverting input of the amplifier to a ground reference voltage for impressing a virtual ground potential on its inverting input terminal; the amplifier and first capacitor, which is a feedback capacitor, operating as a voltage source; sequentially impressing onto first and second bus lines one of a prescribed voltage from a voltage source and the ground reference voltage for a binary one and zero in the least significant bit and most significant bit, respectively, of different pairs of bits of the digital input word in the ascending order of the bit position thereof; simultaneously electrically connecting one sides of second and third binary weighted capacitors, having capacitances equal to that of and twice that of the capacitance of the first capacitor, to ground and the other sides of the second and third capacitors to the first and second bus lines, respectively, for sampling the bus voltages, and then simultaneously electrically connecting one and other sides of the second and third capacitors to associated sides of the first capacitor for redistributing the charge-voltages on the capacitors for each pair of bits of the digital input word.
Claim 16
Dependent Claim
31 words
The method according to claim 12 wherein the number of bits in the digital input word is caused to be even by stuffing binary zeros as additional least significant bits thereof.
References Cited (Backward Citations)
US3541446A
Cited
US3987435A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-06-10 | 1988-12-10 | 1989-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-06-10 | 1992-12-10 | 1993-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-06-10 | 1996-12-10 | 1997-06-11 | $7700.00 | Window Closed / Lapsed |