← Back to Patent Explorer
US4504960A Expired / Lapsed US ⏱️ 0.0 years remaining

Data reading apparatus for data transmission

Assignee: Victor Company of Japan Ltd
•
Filing: 1982-07-14
•
Granted: 1985-03-12
•
Expires: 2002-07-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data reading apparatus for data transmission, for reading digital data from a digital signal series obtained by comparing the level of an incoming transmission signal obtained through a transmission path with a reference level at a detector, comprises a reference clock pulse generator for generating a reference clock pulse having a period equal to substantially 1/M of a transmission digit period of the digital signal series, a detecting circuit supplied with the digital signal series and the reference clock pulse generated by the reference clock pulse generator, for generating a level variation detection pulse in phase synchronism with level varying points corresponding to rising edges and/or falling edges of the digital signal series, a frequency dividing circuit reset by the level variation detection pulse from the detecting circuit, for generating a data reading timing clock pulse with a period substantially equal to the digit period of the digital signal series and with a phase delayed with respect to the level variation detection pulse, by frequency-dividing the reference clock pulse from the reference clock pulse generator, and a data reading circuit for obtaining a data reading output signal by latching the digital signal series by the data reading timing clock pulse obtained from the frequency dividing circuit.

Inventors

  • 👤 Yasuhiro Yamada

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 22:47
CPC Classifications
H; H04; H04B; H04B14/00; H04B14/02; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419; G11B20/1423

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 281 words
A data reading apparatus for data transmission, for reading digital data from a digital signal series obtained by comparing the level of an incoming transmission signal obtained through a transmission path with a reference level at a detector, said data reading apparatus comprising: a reference clock pulse generator for generating a reference clock pulse having a period equal to substantially 1/M (M is an integer greater than or equal to two) of a transmission digit period of said digital signal series; detecting means supplied with said digital signal series and said reference clock pulse generated by said reference clock pulse generator, for generating a level variation detection pulse in phase synchronism with level varying points corresponding to rising edges and/or falling edges of said digital signal series; frequency dividing means reset by said level variation detection pulse from said detecting means, for generating a data reading timing clock pulse with a period substantially equal to the digit period of said digital signal series and with a phase delayed with respect to said level variation detection pulse, by frequency-dividing said reference clock pulse from said reference clock pulse generator; and a data reading circuit for obtaining a data reading output signal by latching said digital signal series by said data reading timing clock pulse obtained from said frequency dividing means, said frequency dividing means comprising phase controlling means for generating said data reading timing clock pulse variably controlled of a phase delay quantity with respect to said level variation detection pulse, according to a value of the data reading output signal in a digit immediately preceding a digit from which the data reading output signal of said digital signal series is obtained.
Claim 2
Dependent Claim 281 words
A data reading apparatus for data transmission, for reading digital data from a digital signal series obtained by comparing the level of an incoming transmission signal obtained through a transmission path with a reference level at a detector, said data reading apparatus comprising: a reference clock pulse generator for generating a reference clock pulse having a period equal to substantially 1/M (M is an integer greater than or equal to two) of a transmission digit period of said digital signal series; detecting means supplied with said digital signal series and said reference clock pulse generated by said reference clock pulse generator, for generating a level variation detection pulse in phase synchronism with level varying points corresponding to rising edges and/or falling edges of said digital signal series; frequency dividing means reset by said level variation detection pulse from said detecting means, for generating a data reading timing clock pulse with a period substantially equal to the digit period of said digital signal series and with a phase delayed with respect to said level variation detection pulse, by frequency-dividing said reference clock pulse from said reference clock pulse generator; and a data reading circuit for obtaining a data reading output signal by latching said digital signal series by said data reading timing clock pulse obtained from said frequency dividing means, said frequency dividing means comprising phase controlling means for generating said data reading timing clock pulse variably controlled of a phase delay quantity with respect to said level variation detection pulse, according to a value of the data reading output signal in a digit immediately preceding a digit from which the data reading output signal of said digital signal series is obtained.
Claim 3
Dependent Claim 139 words
A data reading apparatus as claimed in claim 1 in which said frequency dividing means comprises a 1/M-frequency divider supplied with said reference clock pulse to a clock input terminal thereof, a decorder for generating said data reading timing clock pulse when an output signal of said 1M-frequency divider becomes a first counted value, and for generating a gating signal when the output signal of said 1/M-frequency divider indicates counted values corresponding to a predetermined interval in which said level variation detection pulse is generated with normal phase, and a gate circuit supplied with said gating signal and said level variation detection pulse, for passing and supplying said level variation detection pulse to a clear terminal or a load terminal of said 1/M-frequency divider only during an interval in which said gating signal is supplied to said gate circuit.
Claim 4
Dependent Claim 86 words
A data reading apparatus as claimed in claim 1 which further comprises a counter cleared by a synchronizing signal detection pulse obtained by detecting a synchronizing signal within said digital signal series, supplied with a frequency-divided pulse obtained by frequency-dividing said reference clock pulse by said frequency dividing means to an enable terminal thereof, said frequency-divided pulse having a period substantially equal to the transmission digit period of said digital signal series, and supplied with said reference clock pulse to a clock pulse input terminal thereof.
Claim 5
Dependent Claim 102 words
A data reading apparatus as claimed in claim 1 in which said frequency dividing means comprises a 1/M -frequency divider supplied with said reference clock pulse to a clock input terminal thereof and supplied with said level variation detection pulse to a load terminal thereof, and a decoder for generating said data reading timing clock pulse when an output of said 1/M-frequency divider becomes a predetermined value, and said phase controlling means comprises means for applying said data reading output signal from said data reading circuit and a signal of a constant value to preset data input terminals of said 1/M-frequency divider.

References Cited (Backward Citations)

GB1029940A Cited
GB1242576A Cited
US3549804A Cited
US3764989A Cited
US3921076A Cited
FR2244305A1 Cited
US3986126A Cited
GB1590408A Cited
GB1585080A Cited
US4242755A Cited
GB2091522A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-03-11 1988-09-10 1989-03-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-03-11 1992-09-10 1993-03-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-03-11 1996-09-10 1997-03-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag