Patent US4503345A successfully refreshed from Google Patents.
US4503345A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS/LSI Time delay circuit
Assignee: Mindspeed Technologies LLC
•
Filing: 1982-07-02
•
Granted: 1985-03-05
•
Expires: 2002-07-02
Abstract
Abstract A time delay circuit having a voltage reference node adapted to receive a reference voltage from a reference voltage source, the time delay circuit comprising: a resistor, a capacitance means having a first and second node, the first node being connected to a reference potential, such as ground, the resistor being connected between the input signal node and the capacitance means second node, a first field effect transistor having a gate and a conduction channel having a first and second terminal, the first field effect transistor gate being connected to the voltage reference node, the first field effect transistor conduction channel second terminal being connected to the capacitance means second node, the first field effect transistor conduction channel first terminal being connected to the output signal node, a second field effect transistor having a gate and a conduction channel having a first and second terminal, the second field effect transistor device gate being connected to a clock signal node, the second field effect transistor device conduction channel first terminal being connected to the output signal node, the second field effect transistor device conduction channel second terminal being connected to the voltage source; whereby the time delay circuit being responsive to the clock signal first logic level precharges the output signal voltage on the capacitive load to a corresponding logic level voltage and at a time subsequent to the precharge interval, the time delay circuit, in response to a clocked input signal discharges the output signal node voltage after a predetermined delay interval measured from the input signal changing from a first logic level to a second logic level.
Inventors
- 👤 Michael M. Yamamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:35
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
383 words
A time delay circuit for operation between a voltage source and a reference potential, such as ground, and having voltage reference node for receiving a reference voltage from a reference voltage source, an input signal source for providing an input signal at an input signal node, a clock signal source for providing a clock signal, said clock signal being periodic and having a first and second logic level, a clock signal node for receiving said clock signal having a first and second logic level from said clock signal source, said input signal being further characterized by changing from a first logic level to a second logic level at times concurrent with said clock signal changing from a first logic level to a second logic level, an output signal node coupled to a capacitive load, said time delay circuit comprising: a resistor, a capacitance means having a first and second node, said first node being connected to said reference potential, said resistor being connected between said input signal node and said capacitance means second node, a first multiterminal semiconductor device having a control electrode and a conduction channel having a first and second terminal, said first multiterminal semiconductor device control electrode being connected to said voltage reference node, said first multiterminal semiconductor device conduction channel second terminal being connected to said capacitance means second node, said first multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, a second multiterminal semiconductor device having a control electrode and a conduction channel having a first and second terminal, said second multiterminal semiconductor device control electrode being connected to said clock signal node, said second multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, and said second multiterminal semiconductor device conduction channel second terminal being connected to said voltage source; whereby, said time delay circuit being responsive to said clock signal first logic level precharges said output signal node voltage on said capacitive load to a corresponding first logic level voltage and at a time subsequent to said precharge interval, said time delay circuit, in response to a clocked input signal, discharges said output signal node voltage after a predetermined delay interval measured from said input signal changing from a first logic level to a second logic level.
Claim 2
Dependent Claim
383 words
A time delay circuit for operation between a voltage source and a reference potential, such as ground, and having voltage reference node for receiving a reference voltage from a reference voltage source, an input signal source for providing an input signal at an input signal node, a clock signal source for providing a clock signal, said clock signal being periodic and having a first and second logic level, a clock signal node for receiving said clock signal having a first and second logic level from said clock signal source, said input signal being further characterized by changing from a first logic level to a second logic level at times concurrent with said clock signal changing from a first logic level to a second logic level, an output signal node coupled to a capacitive load, said time delay circuit comprising: a resistor, a capacitance means having a first and second node, said first node being connected to said reference potential, said resistor being connected between said input signal node and said capacitance means second node, a first multiterminal semiconductor device having a control electrode and a conduction channel having a first and second terminal, said first multiterminal semiconductor device control electrode being connected to said voltage reference node, said first multiterminal semiconductor device conduction channel second terminal being connected to said capacitance means second node, said first multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, a second multiterminal semiconductor device having a control electrode and a conduction channel having a first and second terminal, said second multiterminal semiconductor device control electrode being connected to said clock signal node, said second multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, and said second multiterminal semiconductor device conduction channel second terminal being connected to said voltage source; whereby, said time delay circuit being responsive to said clock signal first logic level precharges said output signal node voltage on said capacitive load to a corresponding first logic level voltage and at a time subsequent to said precharge interval, said time delay circuit, in response to a clocked input signal, discharges said output signal node voltage after a predetermined delay interval measured from said input signal changing from a first logic level to a second logic level.
Claim 3
Dependent Claim
17 words
The combination of claim 1, wherein said first and second multiterminal semiconductor devices are field effect transistors.
Claim 4
Dependent Claim
34 words
The combination of claim 1, wherein said voltage source is positive with respect to said reference potential and said first and second multiterminal semiconductor devices are n-channel enhancement mode metal oxide field effect transistors.
Claim 5
Dependent Claim
13 words
The combination of claim 1, wherein said resistor is formed from polycrystalline silicon.
Claim 6
Dependent Claim
73 words
The combination of claim 1, wherein said capacitance means is further comprised of a third multiterminal semiconductor device having a control electrode and a conduction channel having a first terminal, said control electrode being connected to said capacitance means second node and said conduction channel first terminal being connected to said capacitance means first node; whereby, said third multiterminal semiconductor device provides a predetermined capacitance between said capacitance means first and second node.
Claim 7
Dependent Claim
113 words
The combination of claim 1, wherein said voltage source is positive with respect to said reference potential, and said first and second multiterminal semiconductor devices are n-channel enhancement mode metal oxide field effect transistors, and wherein said first clock signal first logic level is a positive voltage with respect to said reference potential, having a value relatively close to said voltage source voltage, and said input signal voltage first logic level is a positive voltage with respect to said reference potential, having a value relatively close to said voltage source voltage, each said clock signal second logic level and said input signal second logic level having voltages relatively close to said reference potential.
Claim 8
Dependent Claim
79 words
The combination of claim 2, wherein said capacitance means is further comprised of a depletion mode metal oxide field effect transistor having a control electrode and a conduction channel having a first node said control electrode being connected to said capacitance means second node and said conduction channel first node being connected to said capacitance means first node; whereby, said depletion mode metal oxide field effect transistor provides a predetermined capacitance between said capacitance means first and second node.
Claim 9
Dependent Claim
100 words
The combination of claim 7, wherein said first and second multiterminal semiconductor devices are n-channel enhancement mode metal oxide field effect transistors, and wherein said first clock signal first logic level is a positive voltage with respect to said reference potential, having a value relatively close to said voltage source voltage, and said input signal voltage first logic level is a positive voltage with respect to said reference potential, having a value relatively close to said voltage source voltage, said clock signal second logic level and said input signal second logic level having voltages relatively close to said reference potential.
Claim 10
Dependent Claim
13 words
The combination of claim 8, wherein said resistor is formed from polycrystalline silicon.
Claim 11
Dependent Claim
32 words
The combination of claim 5, wherein said third multiterminal semiconductor device having a control electrode and a conduction channel having a first terminal is a depletion mode metal oxide field effect transistor.
Claim 12
Dependent Claim
333 words
A time delay circuit for operation between a voltage source and a reference potential, such as ground, and having an input signal source for providing an input signal at an input signal node, a clock signal source for providing a clock signal, said clock signal being periodic and having a first and second logic level, a clock signal node for receiving said clock signal having a first and second logic level from said clock signal source, said input signal being further characterized by changing from a first logic level to a second logic level at times concurrent with said clock signal changing from a first logic level to a second logic level, an output signal node coupled to a capacitive load, said time delay circuit comprising: a reference voltage source circuit having a voltage reference node, precharging means coupled between said voltage source and said output signal node, said precharging means being responsive to said clock signal first logic level at said clock signal node for precharging the voltage on said capacitive load, switching means interposed between said output signal node and a timing voltage node for coupling said output voltage node to said timing voltage node, said switching means being responsive to the voltage difference between the voltage at the voltage reference node and the voltage at the timing voltage node exceeding a predetermined threshold, timing capacitance means for storing a predetermined charge, said timing capacitance means being connected between said timing voltage node and said reference potential, a resistor coupled between said input signal node and said timing voltage node; whereby, said time delay circuit being responsive to said clock signal first logic level precharges said output signal node voltage on said capacitive load to a corresponding first logic level voltage and at a time subsequent to said precharge interval, said time delay circuit discharging said output signal node voltage after a predetermined delay interval measured from said input signal changing from a first logic level to a second logic level.
Claim 13
Dependent Claim
333 words
A time delay circuit for operation between a voltage source and a reference potential, such as ground, and having an input signal source for providing an input signal at an input signal node, a clock signal source for providing a clock signal, said clock signal being periodic and having a first and second logic level, a clock signal node for receiving said clock signal having a first and second logic level from said clock signal source, said input signal being further characterized by changing from a first logic level to a second logic level at times concurrent with said clock signal changing from a first logic level to a second logic level, an output signal node coupled to a capacitive load, said time delay circuit comprising: a reference voltage source circuit having a voltage reference node, precharging means coupled between said voltage source and said output signal node, said precharging means being responsive to said clock signal first logic level at said clock signal node for precharging the voltage on said capacitive load, switching means interposed between said output signal node and a timing voltage node for coupling said output voltage node to said timing voltage node, said switching means being responsive to the voltage difference between the voltage at the voltage reference node and the voltage at the timing voltage node exceeding a predetermined threshold, timing capacitance means for storing a predetermined charge, said timing capacitance means being connected between said timing voltage node and said reference potential, a resistor coupled between said input signal node and said timing voltage node; whereby, said time delay circuit being responsive to said clock signal first logic level precharges said output signal node voltage on said capacitive load to a corresponding first logic level voltage and at a time subsequent to said precharge interval, said time delay circuit discharging said output signal node voltage after a predetermined delay interval measured from said input signal changing from a first logic level to a second logic level.
Claim 14
Dependent Claim
180 words
The combination of claim 11, wherein said reference voltage source circuit further comprises: a current source and current sink multiterminal semiconductor device (Q4, Q5), each multiterminal semiconductor device having a respective control electrode and a respective conduction channel having a first and second terminal, said current source multiterminal semiconductor device (Q4) conduction channel first terminal being connected to said voltage source, said current source multiterminal semiconductor device conduction channel second terminal being connected to said current source multiterminal semiconductor device control electrode, to said voltage reference node, to said current sink multiterminal semiconductor device conduction channel first terminal and to said current sink multiterminal semiconductor device (Q5) control electrode, said current sink multiterminal semiconductor device conduction channel second terminal being connected to said reference potential; whereby, said current source multiterminal semiconductor device provides bias current to said voltage reference node, said current sink multiterminal semiconductor device being characterized by conducting said bias current to said reference potential, said current source and current sink multiterminal semiconductor devices being characterized by forming a fixed voltage reference source at said voltage reference node.
Claim 15
Dependent Claim
196 words
The combination of claim 12, wherein said switching means further comprises a first multiterminal semiconductor device having a control electrode and a conduction channel having a first and second terminal, said first multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, said first multiterminal semiconductor device conduction channel second terminal being connected to said timing voltage node, said first multiterminal semiconductor device control electrode being connected to said voltage reference node, and wherein said precharging means further comprises a second multiterminal semiconductor device having a conduction channel having a first and second terminal and a control electrode, said second multiterminal semiconductor device conduction channel second terminal being connected to said voltage source, said second multiterminal semiconductor device conduction channel first terminal being connected to said output signal node, said second multiterminal semiconductor device control electrode being connected to said clock signal node, and wherein said timing capacitance means further comprises a third multiterminal semiconductor device having a conduction channel having a first terminal connected to said reference potential, said third multiterminal semiconductor device having a control electrode, said third multiterminal semiconductor device control electrode being connected to said timing voltage node.
Claim 16
Dependent Claim
39 words
The combination of claim 13, wherein said first, second, and current sink (Q5) multiterminal semiconductor devices are enhancement mode field effect transistors, and wherein said third and current source (Q4) multiterminal semiconductor devices are depletion mode field effect transistors.
Claim 17
Dependent Claim
13 words
The combination of claim 14, wherein said resistor is formed from polycrystalline silicon.
Claim 18
Dependent Claim
48 words
The combination of claim 11, wherein said field effect transistors are n-channel field effect transistors and wherein said voltage source is a positive voltage with respect to said reference potential and wherein said first logic level is a relatively positive voltage with respect to said second logic level.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-04 | 1988-09-03 | 1989-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-04 | 1992-09-03 | 1993-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-04 | 1996-09-03 | 1997-03-05 | $7700.00 | Window Closed / Lapsed |