← Back to Patent Explorer
US4503343A Expired / Lapsed US ⏱️ 0.0 years remaining

Active pull-up circuit

Assignee: Toshiba Corp
•
Filing: 1982-09-24
•
Granted: 1985-03-05
•
Expires: 2002-09-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Provided is an active pull-up circuit which comprises a MOS capacitor having one end connected to an input terminal receiving a pull-up signal, a first MOS transistor having a current path connected between the other end of said MOS capacitor and a signal line precharged, during a precharge period, up to a power source voltage level, and a second MOS transistor having a current path connected between a power source terminal and the signal line and having a gate connected to a source of the first MOS transistor. To the gate of this first MOS transistor there is applied a control voltage which, during the precharge period, is higher in level than a sum of the power source voltage and a threshold voltage of the first MOS transistor and, after the lapse of the precharge period, is substantially equal in level to the power source voltage.

Inventors

  • 👤 Kazunori Ohuchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 22:46
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4094

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 213 words
An active pull-up circuit comprising: a power source terminal connected for receiving a power source voltage; an input terminal connected for receiving a pull-up signal which is generated after a precharge period; capacitive means having a first end connected to said input terminal; a first MOS transistor having a current path connected between a second end of said capacitive means and a signal line; a second MOS transistor having a current path connected between said power source terminal and signal line and having a gate connected to a junction between said capacitive means and first MOS transistor, said signal line being precharged through said second MOS transistor to a power source voltage level during said precharge period; and control means for supplying a first output voltage to a gate of said first MOS transistor in response to a precharge signal which is generated during said precharge period, said first output voltage being kept higher than the sum of the power source voltage and a threshold voltage of said first MOS transistor, and supplying a second output voltage to the gate of said MOS transistor in response to a control signal which is generated after the lapse of said precharge period, said second output voltage being kept substantially equal to the power source voltage.
Claim 2
Dependent Claim 213 words
An active pull-up circuit comprising: a power source terminal connected for receiving a power source voltage; an input terminal connected for receiving a pull-up signal which is generated after a precharge period; capacitive means having a first end connected to said input terminal; a first MOS transistor having a current path connected between a second end of said capacitive means and a signal line; a second MOS transistor having a current path connected between said power source terminal and signal line and having a gate connected to a junction between said capacitive means and first MOS transistor, said signal line being precharged through said second MOS transistor to a power source voltage level during said precharge period; and control means for supplying a first output voltage to a gate of said first MOS transistor in response to a precharge signal which is generated during said precharge period, said first output voltage being kept higher than the sum of the power source voltage and a threshold voltage of said first MOS transistor, and supplying a second output voltage to the gate of said MOS transistor in response to a control signal which is generated after the lapse of said precharge period, said second output voltage being kept substantially equal to the power source voltage.
Claim 3
Dependent Claim 16 words
An active pull-up circuit according to claim 1, wherein said capacitive means is a MOS capacitor.
Claim 4
Dependent Claim 294 words
An active pull-up circuit comprising: a power source terminal connected for receiving a power source voltage; an input terminal connected for receiving a pull-up signal which is generated after a precharge period; capacitive means having a first end connected to said input terminal; a first MOS transistor having a current path connected between a second end of said capacitive means and a signal line; a second MOS transistor having a current path connected between said power source terminal and signal line and having a gate connected to a junction between said capacitive means and first MOS transistor, said signal line being precharged through said second MOS transistor to a power source voltage level during said precharge period; and control means including a third MOS transistor having its gate and drain connected to said power source terminal, a capacitor having one end connected to a source of said third MOS transistor and receiving at the other end a control signal which is generated after the lapse of said precharge period, a fourth MOS transistor having a gate connected to the source of said third MOS transistor, a source connected to the gate of said first MOS transistor and a drain connected to said power source terminal, and a capacitor having a first end connected to the source of said fourth MOS transistor and receiving at a second end a precharge signal which is generated during said precharge period, wherein said control means supplies to the gate of said first MOS transistor a voltage which, during said precharge period, is kept higher than the sum of the power source voltage and a threshold voltage of said first MOS transistor and, after the lapse of said precharge period, is kept substantially equal to the power source voltage.
Claim 5
Dependent Claim 294 words
An active pull-up circuit comprising: a power source terminal connected for receiving a power source voltage; an input terminal connected for receiving a pull-up signal which is generated after a precharge period; capacitive means having a first end connected to said input terminal; a first MOS transistor having a current path connected between a second end of said capacitive means and a signal line; a second MOS transistor having a current path connected between said power source terminal and signal line and having a gate connected to a junction between said capacitive means and first MOS transistor, said signal line being precharged through said second MOS transistor to a power source voltage level during said precharge period; and control means including a third MOS transistor having its gate and drain connected to said power source terminal, a capacitor having one end connected to a source of said third MOS transistor and receiving at the other end a control signal which is generated after the lapse of said precharge period, a fourth MOS transistor having a gate connected to the source of said third MOS transistor, a source connected to the gate of said first MOS transistor and a drain connected to said power source terminal, and a capacitor having a first end connected to the source of said fourth MOS transistor and receiving at a second end a precharge signal which is generated during said precharge period, wherein said control means supplies to the gate of said first MOS transistor a voltage which, during said precharge period, is kept higher than the sum of the power source voltage and a threshold voltage of said first MOS transistor and, after the lapse of said precharge period, is kept substantially equal to the power source voltage.

References Cited (Backward Citations)

US4398100A Cited
US4352996A Cited
US4417329A Cited
US4347448A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-03-04 1988-09-03 1989-03-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-03-04 1992-09-03 1993-03-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-03-04 1996-09-03 1997-03-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag