← Back to Patent Explorer
US4491745A Expired / Lapsed US ⏱️ 0.0 years remaining

TTL flip-flop with clamping diode for eliminating race conditions

Assignee: Motorola Solutions Inc
•
Filing: 1982-08-12
•
Granted: 1985-01-01
•
Expires: 2002-08-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A master slave flip-flop includes a data gate for receiving the input data and generating therefrom first and second internal data signals, and a master section for latching the internal data signals and for transmitting such signals to a slave section during predetermined portions of a clock signal. In order to render the internal data signals symmetrical with respect to each other and therefore substantially reduce the possibility of transmitting incorrect data to the slave as a result of a race condition in the master section, a Schottky diode is coupled within the data gate to complete a discharge path for one of the internal data lines and thus prevent it from exceeding a predetermined voltage.

Inventors

  • 👤 William A. Birch

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 09:30
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H03K3/289

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 118 words
A TTL flip-flop, comprising: data gate circuit means for receiving input data and for generating therefrom first and second complementary internal data signals representative of said input data; master circuit means coupled to said data gate circuit means for receiving a clock signal and for latching said internal data signals during a predetermined portion of said clock signal; slave circuit means coupled to said master circuit means for storing said internal data signals; and means for clamping at least one of said internal data signals to prevent said at least one of said internal data signals from exceeding a predetermined voltage so as to render said first and second internal data signal symmetrical with respect to each other.
Claim 2
Dependent Claim 118 words
A TTL flip-flop, comprising: data gate circuit means for receiving input data and for generating therefrom first and second complementary internal data signals representative of said input data; master circuit means coupled to said data gate circuit means for receiving a clock signal and for latching said internal data signals during a predetermined portion of said clock signal; slave circuit means coupled to said master circuit means for storing said internal data signals; and means for clamping at least one of said internal data signals to prevent said at least one of said internal data signals from exceeding a predetermined voltage so as to render said first and second internal data signal symmetrical with respect to each other.
Claim 3
Dependent Claim 29 words
A flip-flop according to claim 1 wherein said means for clamping comprises diode means for completing a discharge path for said at least one of said internal data signals.
Claim 4
Dependent Claim 134 words
A flip-flop according to claim 2 wherein said data gate circuit means comprises: a first transistor having a base electrode for receiving said input data, a collector for receiving said first internal data signal and an emitter for receiving a first source of supply voltage; and a second transistor having a base coupled to the collector of said first transistor, a collector for receiving said second internal data signal and an emitter for receiving said first source of supply voltage, the base of said second transistor and the collector of said first transistor for receiving a second source of supply voltage, said diode means having an anode coupled to the collector of said first transistor and a cathode coupled to the base of said second transistor and to the collector of said first transistor.
Claim 5
Dependent Claim 14 words
A flip-flop according to claim 3 wherein said diode means is a Schottky diode.
Claim 6
Dependent Claim 116 words
An improved TTL flip-flop having an output which follows data present at a data input and of the type which includes a master section responsive to a clock signal for receiving internal data signals representative of the input data and a slave section for storing signals representative of said input data, the improvement comprising: data gate circuit means for receiving said input data and for generating therefrom first and second complementary internal data signals representative of said input data; and means for clamping at least one of said internal data signals to prevent it from exceeding a predetermined voltage so as to render said first and second internal data signals symmetrical with respect to each other.
Claim 7
Dependent Claim 116 words
An improved TTL flip-flop having an output which follows data present at a data input and of the type which includes a master section responsive to a clock signal for receiving internal data signals representative of the input data and a slave section for storing signals representative of said input data, the improvement comprising: data gate circuit means for receiving said input data and for generating therefrom first and second complementary internal data signals representative of said input data; and means for clamping at least one of said internal data signals to prevent it from exceeding a predetermined voltage so as to render said first and second internal data signals symmetrical with respect to each other.
Claim 8
Dependent Claim 26 words
An improved flip-flop according to claim 5 wherein said means comprises diode means for completing a discharge path for said at least one internal data signal.
Claim 9
Dependent Claim 15 words
An improved flip-flop according to claim 6 wherein said diode means is a Schottky diode.

References Cited (Backward Citations)

US3751683A Cited
US3828206A Cited
US3993918A Cited
US3996478A Cited
US4027176A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-01-01 1988-07-02 1989-01-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-01-01 1992-07-02 1993-01-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-01-01 1996-07-02 1997-01-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag