← Back to Patent Explorer
US4480318A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of programming of junction-programmable read-only memories

Assignee: National Semiconductor Corp
•
Filing: 1982-02-18
•
Granted: 1984-10-30
•
Expires: 2002-02-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of programming a cell in a PROM, wherein the cell comprises a bipolar transistor having a floating base, comprises applying a current rising with time across the emitter to collector contacts of the bipolar transistor with the collector contact serving as the reference potential, measuring the time at which the rise in voltage suddenly stops and the voltage drops a small amount, and then holding the current for a selected time following the voltage drop, thereby to insure that the emitter base junction of the bipolar transistor is destroyed while at the same time not damaging the base collector junction of the biplolar transistor.

Inventors

  • 👤 Fu C. Chong

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 10:54
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/14; G11C17/16; H; H10; H10B; H10B69/00

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 148 words
The method of programming a transistor in a PROM, said transistor comprising a collector region of first conductivity type, a base region of second conductivity type and an emitter region of first conductivity type, wherein a first electrical contact is formed to said collector region and a second electrical contact is formed to said emitter region, comprising: applying a current rising with time across said emitter to collector contacts so as to reverse bias the emitter-base junction and to generate a voltage across said emitter to collector contacts; detecting the programming time at which the rise in said voltage suddenly stops and said voltage drops and holding said current for a selected time T PH following said voltage drop; causing the emitter-base junction to be destroyed and a low resistance path to be created through the remainder of the transistor, without damage to the remainder of the transistor.
Claim 2
Independent Claim 148 words
The method of programming a transistor in a PROM, said transistor comprising a collector region of first conductivity type, a base region of second conductivity type and an emitter region of first conductivity type, wherein a first electrical contact is formed to said collector region and a second electrical contact is formed to said emitter region, comprising: applying a current rising with time across said emitter to collector contacts so as to reverse bias the emitter-base junction and to generate a voltage across said emitter to collector contacts; detecting the programming time at which the rise in said voltage suddenly stops and said voltage drops and holding said current for a selected time T PH following said voltage drop; causing the emitter-base junction to be destroyed and a low resistance path to be created through the remainder of the transistor, without damage to the remainder of the transistor.
Claim 3
Dependent Claim 45 words
The method of claim 1 wherein said time following the drop in voltage during which the current is held is selected to produce a low resistance path through the emitter-base junction and through the base-collector junction and to ensure that the base-collector junction is undamaged.
Claim 4
Dependent Claim 20 words
The method of claim 2 wherein said time, T PH during which said current is held comprises between 1-10 microseconds.
Claim 5
Dependent Claim 29 words
The method of claim 1 wherein said voltage across said emitter to collector contacts is dropped to zero following said selected time after detecting the drop in said voltage.
Claim 6
Dependent Claim 16 words
A transistor in a PROM programmed by the method of claim 1, 2, 3 or 4.
Claim 7
Independent Claim 97 words
The method of programming a PN junction in a PROM comprising applying a current rising with time across said PN junction so as to reverse bias said PN junction and to create a voltage across said PN junction; detecting the programming time in which the rise in said voltage suddenly stops and said voltage drops; and holding said current for a selected time T PH following the voltage drop thereby to cause the PN junction to be destroyed and low resistance path to be created across said PN junction without damage to the remainder of the PROM.
Claim 8
Independent Claim 97 words
The method of programming a PN junction in a PROM comprising applying a current rising with time across said PN junction so as to reverse bias said PN junction and to create a voltage across said PN junction; detecting the programming time in which the rise in said voltage suddenly stops and said voltage drops; and holding said current for a selected time T PH following the voltage drop thereby to cause the PN junction to be destroyed and low resistance path to be created across said PN junction without damage to the remainder of the PROM.

References Cited (Backward Citations)

US3191151A Cited
US3810127A Cited
US3733690A Cited
US3742592A Cited
US3848238A Cited
US3872450A Cited
US4156926A Cited
JPS53124040A Cited
US4153949A Cited
US4319341A Cited
US4335457A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-10-30 1988-04-30 1988-10-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-10-30 1992-04-30 1992-10-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-10-30 1996-04-30 1996-10-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag