US4473941A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating zener diodes
Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1982-12-22
•
Granted: 1984-10-02
•
Expires: 2002-12-22
Abstract
Abstract A process for forming zener diodes from an IC structure having coextensive layers of gate silicon dioxide and polycrystalline silicon on a substrate and self-aligned with a diffused region in the substrate. A differential oxidation of the polycrystalline silicon and substrate silicon is followed in turn by a silicon dioxide etch to expose only the polycrystalline silicon layer. Thereafter, the exposed polycrystalline silicon is etched with an etchant that does not materially etch silicon dioxide. The exposed substrate is then subjected to an ion implantation, performed with an energy sufficient to locate the peak impurity concentration below the substrate surface, and a dose sufficient to moderately dope the area originally under the polycrystalline silicon electrode while reducing the effective concentration of the opposite impurity type dopant in the diffused region of the substrate. Residual silicon dioxide is now removed with an etchant that does not materially etch silicon; exposing the active area of the substrate. Annealing follows to heal implant and etching damage. The junction of the zener diode formed thereby is located below the substrate surface and displaced laterally from any area of etchant damage to provide stable and reproducible zener break-down characteristics.
Inventors
- 👤 Raymond A. Turi
- 👤 James A. Topich
- 👤 John E. Dickman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:27
CPC Classifications
H; H10; H10P; H10P76/00; H10P76/40; H10D; H10D8/00; H10D8/20; H10D8/25; Y; Y10; Y10S; Y10S438/00; Y10S438/983
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
172 words
A process for forming zener diodes from FET-like structures in an active region of a semiconductor wafer doped lightly with a first conductivity type impurity, which active region includes a first area covered by substantially coincident oxide and conductive electrode layers, said oxide layer disposed between said conductive layer and said semiconductor wafer, and a second area defining a conductive region in the wafer doped heavily with a second conductivity type impurity, said first and second areas having a common boundary, comprising the steps of: forming an oxide layer on at least the surface of said wafer in said second area; defining a third area encompassing both said first and second areas of said wafer; exposing said conductive electrode layer; removing said exposed electrode layer; and doping said third area with a first conductivity type impurity to the extent that said wafer in said first area becomes a first conductivity type region of moderate doping and said wafer in said second area becomes a second conductivity type region of less heavy doping.
Claim 2
Dependent Claim
172 words
A process for forming zener diodes from FET-like structures in an active region of a semiconductor wafer doped lightly with a first conductivity type impurity, which active region includes a first area covered by substantially coincident oxide and conductive electrode layers, said oxide layer disposed between said conductive layer and said semiconductor wafer, and a second area defining a conductive region in the wafer doped heavily with a second conductivity type impurity, said first and second areas having a common boundary, comprising the steps of: forming an oxide layer on at least the surface of said wafer in said second area; defining a third area encompassing both said first and second areas of said wafer; exposing said conductive electrode layer; removing said exposed electrode layer; and doping said third area with a first conductivity type impurity to the extent that said wafer in said first area becomes a first conductivity type region of moderate doping and said wafer in said second area becomes a second conductivity type region of less heavy doping.
Claim 3
Dependent Claim
54 words
The process recited in claim 1, including the further steps of: removing oxide from said wafer to expose said wafer in said third area; annealing said wafer after said doping step; bonding interconnecting electrodes to said first conductivity type region of moderate doping and to said second conductivity type region of less heavy doping.
Claim 4
Dependent Claim
50 words
The process recited in claim 2, wherein said oxide is silicon dioxide, said wafer is monocrystalline silicon, said conductive electrode layer is polycrystalline silicon, and said step of forming an oxide is comprised of a thermal oxidation of said wafer to form silicon dioxide over said first and second areas.
Claim 5
Dependent Claim
54 words
The process recited in claim 3, wherein said steps of exposing said conductive electrode layer comprises an etching operation performed with an oxide etchant that does not materially etch silicon, and said step of removing said exposed electrode layer comprises an etching operation performed with a silicon etchant that does not materially etch oxide.
Claim 6
Dependent Claim
76 words
The process recited in claim 4, wherein said step of forming an oxide by thermal oxidation is performed with wet 0 2 , to accentuate the differential growth between the silicon dioxide layer formed from the monocrystalline silicon and the layer formed from the polycrystalline silicon, and is continued until the differential thickness ensures that oxide remains over said second area of the wafer at the conclusion of said step of exposing said conductive electrode layer.
Claim 7
Dependent Claim
16 words
The process recited in claim 4, wherein said first area and said second area materially overlap.
Claim 8
Dependent Claim
88 words
The process recited in claim 6, wherein the thickness of said polysilicon conductive electrode, the depth of said second conductivity type region in said wafer, the composition of said silicon etchant that does not materially etch oxide, and the duration of said step of removing said exposed electrode layer are related so that said step of removing said exposed electrode layer can continue until said polycrystalline silicon conductive electrode layer is completely removed without etching into said second conductivity type region in said wafer to a material depth.
Claim 9
Dependent Claim
60 words
The process recited in claim 5, wherein said step of defining a third area is performed with a photolithographically processed photoresist mask and said step of doping said third area is performed by ion implantation with ions having an energy sufficient to locate the peak first conductivity type impurity concentration approximately 1800 Angstroms below any exposed surface of said wafer.
Claim 10
Dependent Claim
60 words
The process recited in claim 7, wherein said step of defining a third area is performed with a photolithographically processed photoresist mask and said step of doping said third area is performed by ion implantation with ions having an energy sufficient to locate the peak first conductivity type impurity concentration approximately 1800 Angstroms below any exposed surface of said wafer.
References Cited (Backward Citations)
US3677838A
Cited
US4155777A
Cited
US4119440A
Cited
US4099998A
Cited
US4104085A
Cited
US4177095A
Cited
US4357178A
Cited
US4393575A
Cited
US4349394A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-10-02 | 1988-04-02 | 1988-10-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-10-02 | 1992-04-02 | 1992-10-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-10-02 | 1996-04-02 | 1996-10-02 | $7700.00 | Window Closed / Lapsed |