Patent US4470061A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4470061A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated injection logic

Assignee: Toshiba Corp
•
Filing: 1981-12-31
•
Granted: 1984-09-04
•
Expires: 2001-12-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated injection logic having a first semiconductor region of first conductivity type, a second semiconductor region of second conductivity type formed in the first semiconductor region, a plurality of third semiconductor regions of first conductivity type formed in the second semiconductor region, and a fourth semiconductor region of second conductivity type formed in the first semiconductor region. A fifth semiconductor region of second conductivity type is formed in the first semiconductor region and in the vicinity of the second semiconductor region and is connected to one of the plurality of third semiconductor regions in order to eliminate minority carriers stored in the first semiconductor region and the second semiconductor region.

Inventors

  • 👤 Masanori Nakai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 18:05
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/65; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/091; Y; Y10; Y10S; Y10S257/00; Y10S257/914

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 136 words
An integrated injection logic comprising: a first semiconductor region of first conductivity type; a second semiconductor region of second conductivity type formed in said first semiconductor region; a plurality of third semiconductor regions of first conductivity type formed in said second semiconductor region; a fourth semiconductor region of second conductivity type formed in said first semiconductor region; and a fifth semiconductor region of second conductivity type which is formed in said first semiconductor region and in the vicinity of said second semiconductor region, and which is connected to one of said plurality of third semiconductor regions, said first semiconductor region, said second semiconductor region and said fifth semiconductor region comprising a transistor that eliminates minority carriers stored in said first semiconductor region and said second semiconductor region upon saturation of at least said first semiconductor region.
Claim 2
Dependent Claim 136 words
An integrated injection logic comprising: a first semiconductor region of first conductivity type; a second semiconductor region of second conductivity type formed in said first semiconductor region; a plurality of third semiconductor regions of first conductivity type formed in said second semiconductor region; a fourth semiconductor region of second conductivity type formed in said first semiconductor region; and a fifth semiconductor region of second conductivity type which is formed in said first semiconductor region and in the vicinity of said second semiconductor region, and which is connected to one of said plurality of third semiconductor regions, said first semiconductor region, said second semiconductor region and said fifth semiconductor region comprising a transistor that eliminates minority carriers stored in said first semiconductor region and said second semiconductor region upon saturation of at least said first semiconductor region.
Claim 3
Dependent Claim 17 words
An integrated injection logic according to claim 1, wherein said first semiconductor region is an epitaxial layer.
Claim 4
Dependent Claim 55 words
An integrated injection logic according to one of the preceding claims, wherein said second semiconductor region comprises a first semiconductor layer and a second semiconductor layer which is in contact with said third semiconductor region and which has an impurity of a concentration higher than a concentration of an impurity of said first semiconductor layer.

References Cited (Backward Citations)

US4286177A Cited
US4080577A Cited
US4009397A Cited
US4243896A Cited
JPS5532225A Cited
US4385433A Cited
DE3010035A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-09-04 1988-03-05 1988-09-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-09-04 1992-03-05 1992-09-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-09-04 1996-03-05 1996-09-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag