Patent US4467452A successfully refreshed from Google Patents.
US4467452A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory device and method of fabricating the same
Assignee: Toshiba Corp
•
Filing: 1981-12-15
•
Granted: 1984-08-21
•
Expires: 2001-12-15
Abstract
Abstract A nonvolatile semiconductor memory device having a gate insulating film with a memory function. An impurity layer having the same conductivity type as that of the substrate region is formed in that substrate region, underlying the gate insulating film having a memory function, in which a channel is formed. The impurity layer has an impurity profile in which a peak of an impurity concentration is in the region distanced by 500 Å or less from the surface of the substrate region and the impurity concentration is 1×10 18 cm -3 or less in the region at the depth of 500 Å or more.
Inventors
- 👤 Shozo Saito
- 👤 Yukimasa Uchida
- 👤 Kazuhiko Hashimoto
- 👤 Norio Endo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:43
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/69
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
142 words
A nonvolatile semiconductor memory device comprising: a semiconductor region of a first conductivity type; an impurity diffusion region of a second conductivity type formed in said semiconductor region; an oxide film formed on said semiconductor region; a gate insulating film with a memory function formed on said oxide film; a gate electrode formed on said gate insulating film; and an impurity layer of the first conductivity type formed in the vicinity of the surface of said semiconductor region under said oxide film, said impurity layer having an impurity profile in which the peak of impurity concentration is in the region which is a distance of 500 Å or less from the surface of said semiconductor region, thereby inhibiting electrons from being injected into said gate insulating film when a write voltage is applied to said inpurity diffusion region and said gate electrode.
Claim 2
Dependent Claim
142 words
A nonvolatile semiconductor memory device comprising: a semiconductor region of a first conductivity type; an impurity diffusion region of a second conductivity type formed in said semiconductor region; an oxide film formed on said semiconductor region; a gate insulating film with a memory function formed on said oxide film; a gate electrode formed on said gate insulating film; and an impurity layer of the first conductivity type formed in the vicinity of the surface of said semiconductor region under said oxide film, said impurity layer having an impurity profile in which the peak of impurity concentration is in the region which is a distance of 500 Å or less from the surface of said semiconductor region, thereby inhibiting electrons from being injected into said gate insulating film when a write voltage is applied to said inpurity diffusion region and said gate electrode.
Claim 3
Dependent Claim
32 words
A nonvolatile semiconductor memory device according to claim 1, wherein the impurity concentration at the depth of 500 Å or more in said impurity layer is 1×10 18 cm -3 or less.
Claim 4
Dependent Claim
47 words
A nonvolatile semiconductor memory device according to claim 2, wherein said oxide film includes a thick oxide film in contact with said impurity diffusion region and a thin oxide film continuous to said thick oxide film, and said impurity layer is formed under said thin oxide film.
Claim 5
Dependent Claim
39 words
A nonvolatile semiconductor memory device according to any one of claims 1 to 3, wherein said impurity diffusion region includes a source region and a drain region, and wherein said impurity layer forms a channel in the semiconductor region.
Claim 6
Dependent Claim
22 words
A nonvolatile semiconductor memory device according to any one of claims 1-3, wherein said gate insulating film is a silicon nitride film.
References Cited (Backward Citations)
JPS52105784A
Cited
US4101921A
Cited
US4151538A
Cited
US4198252A
Cited
JPS5536995A
Cited
US4353083A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-08-21 | 1988-02-20 | 1988-08-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-08-21 | 1992-02-20 | 1992-08-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-08-21 | 1996-02-20 | 1996-08-21 | $7700.00 | Window Closed / Lapsed |