Patent US4467320A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4467320A Expired / Lapsed US ⏱️ 0.0 years remaining

Measurement of a linear variable differential transformer signal by phase conversion

Assignee: Bendix Corp
•
Filing: 1982-05-06
•
Granted: 1984-08-21
•
Expires: 2002-05-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A measurement system for converting the outputs of dissimilar transducers into digital numbers by means of a phase conversion technique. The outputs of a plurality of dissimilar transducers are generated as pairs of amplitude modulated sinusoidal signals. All AM signal pairs are converted into phase modulated signal pairs by a plurality of identical conversion circuits where the phase difference between at least one PM signal pair is linearly related to the measured parameter of the transducer associated therewith. The phase differences for each transducer is converted into a digital number by counting increments of time between the zero crossings of each pair of phase modulated signals and outputting the resulting count to a data buss of a control processor. Transducer parameters which are nonlinearly related to their phase differences are compensated by a correction factor which is calculated by knowing the error between any particular measured input and the linear input.

Inventors

  • 👤 Walter J. McPhee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 16:01
CPC Classifications
G; G01; G01D; G01D5/00; G01D5/12; G01D5/14; G01D5/20; G01D5/22; G01D5/2291; H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/64; H03M1/645

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 142 words
A method for transforming a linear variable differential transformer output into a digital number comprising the steps of: generating an amplitude modulated signal K sin (wt) from one of the secondary output terminals of the LVDT, where w is the frequency of a carrier excitation and K is the position of the armature of the LVDT; generating an amplitude modulated signal (1-K) sin (wt) from the other secondary output terminal of the LVDT; converting said AM signals into phase modulated signals of the form sin (wt-θ+45°) and sin (wt+θ-45°) where cos θ is an approximation of K and sin θ is an approximation of 1-K as K varies from 0 to 1; converting the phase difference between said PM signals into a digital number which is a linear function of θ; calculating K from the values of θ and the equation: ##EQU1##
Claim 2
Independent Claim 142 words
A method for transforming a linear variable differential transformer output into a digital number comprising the steps of: generating an amplitude modulated signal K sin (wt) from one of the secondary output terminals of the LVDT, where w is the frequency of a carrier excitation and K is the position of the armature of the LVDT; generating an amplitude modulated signal (1-K) sin (wt) from the other secondary output terminal of the LVDT; converting said AM signals into phase modulated signals of the form sin (wt-θ+45°) and sin (wt+θ-45°) where cos θ is an approximation of K and sin θ is an approximation of 1-K as K varies from 0 to 1; converting the phase difference between said PM signals into a digital number which is a linear function of θ; calculating K from the values of θ and the equation: ##EQU1##
Claim 3
Dependent Claim 138 words
A processor for converting pairs of amplitude modulated signals from a plurality of transducers of at least two types into digital numbers, said processor comprising: means for phase converting each pair of AM signals into a pair of phase modulated signals of the form sin (wt-A+45°) and sin (wt+A-45°) where A is a linear function of at least one of the amplitude modulations of one of the type of transducers; means for converting the phase difference of the phase modulated signals into a digital number proportional to the difference; means, responsive to an address indicative of the transducer output desired, for multiplexing the pair of phase modulated signals from the indicated transducer to said digital number converting means, and means for correcting the error in the digital number for transducers whose outputs are non linear functions of A.
Claim 4
Dependent Claim 138 words
A processor for converting pairs of amplitude modulated signals from a plurality of transducers of at least two types into digital numbers, said processor comprising: means for phase converting each pair of AM signals into a pair of phase modulated signals of the form sin (wt-A+45°) and sin (wt+A-45°) where A is a linear function of at least one of the amplitude modulations of one of the type of transducers; means for converting the phase difference of the phase modulated signals into a digital number proportional to the difference; means, responsive to an address indicative of the transducer output desired, for multiplexing the pair of phase modulated signals from the indicated transducer to said digital number converting means, and means for correcting the error in the digital number for transducers whose outputs are non linear functions of A.
Claim 5
Dependent Claim 39 words
A processor as defined in claim 2, wherein: one type of transducer is a resolver of a rotary position and outputs a pair of amplitude modulated signals of the form sin θ sin (wt) and cos θ sin (wt).
Claim 6
Dependent Claim 36 words
A processor as defined in claim 3, wherein: another type of transducer is a resolver of a linear position and outputs a pair of amplitude modulated signals of the form K sin (wt) (1-K) sin (wt).
Claim 7
Dependent Claim 24 words
A processor as defined in claim 4, wherein: said phase conversion means is a resistor-capacitor network having a frequency factor jwrc equivalent to one.
Claim 8
Dependent Claim 13 words
A processor as defined in claim 5, wherein: θ is equivalent to A.
Claim 9
Dependent Claim 30 words
A processor as defined in claim 6, wherein: said correcting means corrects the outputs from the linear position resolver as a function of the arc tangent of the ratio (1-K)/K.

References Cited (Backward Citations)

US2894256A Cited
US3353175A Cited
US3357012A Cited
DE2806655A1 Cited
US4355305A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-08-21 1988-02-20 1988-08-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-08-21 1992-02-20 1992-08-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-08-21 1996-02-20 1996-08-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag