US4464774A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed counter circuit
Assignee: Unisys Corp
•
Filing: 1982-03-15
•
Granted: 1984-08-07
•
Expires: 2002-03-15
Abstract
Abstract There is shown and described a new and unique counter mechanism or circuit which includes feedback latches, in cascade, and which monitors a "carry-in" signal which selectively causes the latch to toggle. When the contents of the latch is a binary 1, the carry-in signal propagates through the counter as a "carry-out" signal. Counting by the circuit occurs when the count input and carry-in signals are active.
Inventors
- 👤 James Jennings
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 03:09
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/40; H03K23/50; H03K23/52; H03K23/56
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
80 words
A counter circuit comprising, latch means for storing a count signal, control means connected from the output of said latch means to the input of said latch means to selectively transfer signals from said output to said input of said latch means for selectively altering the state of said latch means to thereby alter the count signal stored therein, and circuit means connected to said control means to selectively indicate the status of a carry signal in said counter circuit.
Claim 2
Dependent Claim
80 words
A counter circuit comprising, latch means for storing a count signal, control means connected from the output of said latch means to the input of said latch means to selectively transfer signals from said output to said input of said latch means for selectively altering the state of said latch means to thereby alter the count signal stored therein, and circuit means connected to said control means to selectively indicate the status of a carry signal in said counter circuit.
Claim 3
Dependent Claim
20 words
The counter circuit recited in claim 1 wherein, said latch means includes at least two inverting circits connected in cascade.
Claim 4
Dependent Claim
36 words
The counter circuit recited in claim 2 including, refresh feedback means connected from the output of said latch means to the input of said latch means to selectively refresh the signal stored in said latch means.
Claim 5
Dependent Claim
26 words
The counter circuit recited in claim 1 wherein, said control means includes switch means for selectively disconnecting said control means to prevent said transfer of signals.
Claim 6
Dependent Claim
33 words
The counter circuit recited in claim 4 wherein, said control means includes first inverter means connected in series with said switch means such that the signal transferred by said control means is inverted.
Claim 7
Dependent Claim
31 words
The counter circuit recited in claim 5 wherein, said control means includes second switch means connected to selectively transmit a carry signal in response to a signal from said control means.
Claim 8
Dependent Claim
23 words
The counter circuit recited in claim 6 wherein, said central means includes a plurality of inverter circuits in series with said switch means.
Claim 9
Dependent Claim
26 words
The counter circuit recited in claim 6 wherein, said control means includes second inverter means connected from said first invverter means to said second switch means.
Claim 10
Dependent Claim
24 words
The counter circuit recited in claim 7 wherein, said control means includes further switch means connected to one of said plurality of inverter means.
Claim 11
Dependent Claim
25 words
The counter circuit recited in claim 1 including, precharge control means connected to selectively supply a electrical charge signal the output of said counter circuit.
Claim 12
Dependent Claim
21 words
The counter circuit recited in claim 1 including, signal supplying means connected to said control means to control the operation thereof.
Claim 13
Dependent Claim
14 words
The counter circuit recited in claim 4 wherein, said switch means comprises a transistor.
Claim 14
Dependent Claim
19 words
The counter circuit recited in claim 5 including, charge storage means connected to the input of said inverter means.
Claim 15
Dependent Claim
25 words
The counter circuit recited in claim 3 including switch means connected to in parallel with said latch means to selectively interrupt said refresh feedback means.
References Cited (Backward Citations)
US3354294A
Cited
US3906256A
Cited
US3943378A
Cited
US4037085A
Cited
US4297591A
Cited
US4408336A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-08-07 | 1988-02-06 | 1988-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-08-07 | 1992-02-06 | 1992-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-08-07 | 1996-02-06 | 1996-08-07 | $7700.00 | Window Closed / Lapsed |