US4037085A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Counter
Assignee: Hitachi Ltd
•
Filing: 1976-08-17
•
Granted: 1977-07-19
•
Expires: 1996-08-17
Abstract
Abstract A counter particularly useful for a program counter comprising a plurality of logic units representative of digits of information data being stored in the counter, each logic unit including a flip-flop circuit indicative of the value of each digit, an exclusive OR circuit connected with the input of the flip-flop circuit and an OR circuit connected with an input of the exclusive OR circuit, the output of the flip-flop circuit being connected to another input of the exclusive OR circuit. A control signal and a carry signal are supplied to the inputs of the OR circuit of an associated one logic unit. The least significant digit logic unit lacks an OR circuit since no carry signal is supplied thereto so that a least significant digit control signal is directly supplied to one input of the exclusive OR circuit of the least significant digit logic unit.
Inventors
- 👤 Kazuo Minorikawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:36
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/665; H03K23/004
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
229 words
A counter comprising a plurality of logic units each representative of one of the digits of information data being stored in the counter, each said logic unit except that representative of the least significant digit including an OR circuit having an input terminal for receiving a control input signal for the associated digit, an exclusive OR circuit having an input terminal connected with the output of said OR circuit and a flip-flop circuit having an input terminal connected with the output of said exclusive OR circuit, the output of said flip-flop circuit being indicative of the value of the associated digit, said exclusive OR circuit having another input terminal connected with the output of said flip-flop circuit, the logic unit representative of the least significant digit including another exclusive OR circuit having an input terminal for receiving a control input signal for the least significant digit and another flip-flop circuit having an input terminal connected with the output of said another exclusive OR circuit, the output of said another flip-flop circuit indicative of the value of the least significant digit, said another exclusive OR circuit having another input terminal connected with the output of said another flip-flop circuit, the OR circuit of each of said logic units having another input terminal to which a carry signal from the logic unit representative of the next lower order digit is supplied.
Claim 2
Dependent Claim
229 words
A counter comprising a plurality of logic units each representative of one of the digits of information data being stored in the counter, each said logic unit except that representative of the least significant digit including an OR circuit having an input terminal for receiving a control input signal for the associated digit, an exclusive OR circuit having an input terminal connected with the output of said OR circuit and a flip-flop circuit having an input terminal connected with the output of said exclusive OR circuit, the output of said flip-flop circuit being indicative of the value of the associated digit, said exclusive OR circuit having another input terminal connected with the output of said flip-flop circuit, the logic unit representative of the least significant digit including another exclusive OR circuit having an input terminal for receiving a control input signal for the least significant digit and another flip-flop circuit having an input terminal connected with the output of said another exclusive OR circuit, the output of said another flip-flop circuit indicative of the value of the least significant digit, said another exclusive OR circuit having another input terminal connected with the output of said another flip-flop circuit, the OR circuit of each of said logic units having another input terminal to which a carry signal from the logic unit representative of the next lower order digit is supplied.
Claim 3
Dependent Claim
251 words
A counter according to claim 1, in which said exclusive OR circuit of each said logic circuit except that representative of the least significant digit includes a first NOR circuit, an AND circuit and a second NOR circuit, each of said first NOR circuit and AND circuit receiving both of the outputs of said OR circuit and flip-flop circuit, said second NOR circuit having inputs connected with the outputs of said first NOR circuit and AND circuit, the output of said AND circuit being connected with said another input terminal of the OR circuit of the logic circuit representative of the next higher order digit, the output of said second NOR circuit being the output of said exclusive OR circuit, the exclusive OR circuit of the logic unit representative of the least significant digit includes another first NOR circuit, another AND circuit and another second NOR circuit, each of said another first NOR circuit and another AND circuit receiving both of said control input signal for the least significant digit and the output of said another flip-flop circuit, said another second NOR circuit having inputs connected with the outputs of said another first NOR circuit and another AND circuit, the output of said another AND circuit being connected with said another input terminal of the OR circuit of the logic unit representative of the next higher order digit, the output of said another second NOR circuit being the output of the exclusive OR circuit of the least significant digit logic unit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-07-18 | 1981-01-17 | 1981-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-07-18 | 1985-01-17 | 1985-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-07-18 | 1989-01-17 | 1989-07-19 | $7700.00 | Window Closed / Lapsed |