← Back to Patent Explorer
US4463318A Expired / Lapsed US ⏱️ 0.0 years remaining

Power amplifier circuit employing field-effect power transistors

Assignee: RCA Corp
•
Filing: 1982-08-30
•
Granted: 1984-07-31
•
Expires: 2002-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A class D power amplifier employing two N-channel field-effect power transistors includes an arrangement which develops a biasing voltage for the upper N-channel transistor. The biasing voltage exceeds the magnitude of the power source voltage so that the upper N-channel transistor can exhibit low channel ON resistance whereby substantially the entire supply voltage is applied to a load device. A transistor switch becomes conductive across a resistance which couples biasing voltage to the upper N-channel transistor when the biasing voltage exceeds the supply voltage.

Inventors

  • 👤 Leonard A. Kaplan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:46
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/20; H03F3/21; H03F3/217; H03F3/2171

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 248 words
Amplifying apparatus comprising: first and second terminals for receiving operating potential therebetween; input and output terminals for receiving and supplying respective time-varying signals; first and second field-effect transistors of like channel conductivity, each having a conductive channel between its drain and source electrodes and each having a gate electrode; means for coupling the drain and source electrodes of said first transistor to said first and output terminals, respectively; means for coupling the drain and source electrodes of said second transistor to said output and second terminals, respectively; means for applying the time-varying signals received at said input terminal to the respective gate electrodes of said first and second transistors including means for inverting the sense of the time-varying signal applied to the gate electrode of one of said first and second transistors with respect to the sense of the time-varying signal applied to the gate electrode of the other of said first and second transistors; biasing means responsive to the voltages at the drain and source electrodes of said first transistor for developing a substantially direct current biasing voltage with respect to the voltage at the source electrode of said first transistor; and means for applying said biasing voltage to the gate electrode of said first transistor including a resistance for coupling said biasing voltage to the gate electrode of said first transistor and switching means coupled across said resistance for completing a conductive connection thereacross responsive to said biasing voltage exceeding the potential at said first terminal.
Claim 2
Dependent Claim 248 words
Amplifying apparatus comprising: first and second terminals for receiving operating potential therebetween; input and output terminals for receiving and supplying respective time-varying signals; first and second field-effect transistors of like channel conductivity, each having a conductive channel between its drain and source electrodes and each having a gate electrode; means for coupling the drain and source electrodes of said first transistor to said first and output terminals, respectively; means for coupling the drain and source electrodes of said second transistor to said output and second terminals, respectively; means for applying the time-varying signals received at said input terminal to the respective gate electrodes of said first and second transistors including means for inverting the sense of the time-varying signal applied to the gate electrode of one of said first and second transistors with respect to the sense of the time-varying signal applied to the gate electrode of the other of said first and second transistors; biasing means responsive to the voltages at the drain and source electrodes of said first transistor for developing a substantially direct current biasing voltage with respect to the voltage at the source electrode of said first transistor; and means for applying said biasing voltage to the gate electrode of said first transistor including a resistance for coupling said biasing voltage to the gate electrode of said first transistor and switching means coupled across said resistance for completing a conductive connection thereacross responsive to said biasing voltage exceeding the potential at said first terminal.
Claim 3
Dependent Claim 67 words
The apparatus of claim 1 wherein said biasing means comprises second switching means and voltage storing means in series connection between the drain and source electrodes of said first transistor, said second switching means being rendered respectively conductive and non-conductive in response to the voltage between the drain and source electrodes of said first transistor exceeding and not exceeding the voltage stored by said voltage storing means.
Claim 4
Dependent Claim 31 words
The apparatus of claim 2 wherein said resistance is connected between the gate electrode of said first transistor and the interconnection of said second switching means and said voltage storing means.
Claim 5
Dependent Claim 15 words
The apparatus of claim 2 or 3 wherein said second switching means includes a diode.
Claim 6
Dependent Claim 15 words
The apparatus of claim 2 or 3 wherein said voltage storing means includes a capacitance.
Claim 7
Dependent Claim 44 words
The apparatus of claim 1 wherein said switching means includes a transistor having a common electrode to which said biasing voltage is coupled, an output electrode coupled to the gate electrode of said first transistor and an input electrode coupled to said first terminal.
Claim 8
Dependent Claim 49 words
The apparatus of claim 1 further comprising means for decreasing the voltage at the gate electrode of said second transistor responsive to the voltage at the gate electrode of said first transistor exceeding a predetermined voltage with respect to the voltage of the source electrode of said second transistor.
Claim 9
Dependent Claim 49 words
The apparatus of claim 7 wherein said means for decreasing includes a transistor having output and common electrodes respectively coupled to the gate and source electrodes of said second transistor, and having an input electrode to which the voltage at the gate electrode of said first transistor is coupled.

References Cited (Backward Citations)

US3233184A Cited
US3548330A Cited
US3943286A Cited
US4000412A Cited
US4041411A Cited
US4106086A Cited
US4219743A Cited
US4246635A Cited
US4267465A Cited
US4189782A Cited
US4229667A Cited
US4275437A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-07-31 1988-01-30 1988-07-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-07-31 1992-01-30 1992-07-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-07-31 1996-01-30 1996-07-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag