Patent US4447895A successfully refreshed from Google Patents.
US4447895A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1980-09-30
•
Granted: 1984-05-08
•
Expires: 2000-09-30
Abstract
Abstract A semiconductor memory circuit includes a plurality of semiconductor memory areas, a plurality of data lines connected to the memory areas for the transfer of data with respect thereto, a plurality of word lines for transmitting access signals to the memory areas, a column decoder connected to the plurality of data lines and a row decoder having decoding sections respectively connected to the memory areas and switching MOS transistors connected between the decoder sections and a voltage supply terminal. The memory circuit further includes a memory selection circuit connected to the switching MOS transistors of the row decoders for controlling the conduction state of the switching MOS transistors.
Inventors
- 👤 Masamichi Asano
- 👤 Hiroshi Iwahashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 12:26
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; G11C11/408; G11C11/4082; G11C11/4085; G11C11/4087; G11C8/00; G11C8/10
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
118 words
An address designation circuit responsive to externally-generated address signals comprising: a plurality of first decoding circuits coupled to said address signals; a plurality of second decoding circuits coupled to said address signals; a plurality of buffer circuits each having a power receiving path and including a plurality of buffers which have first and second input terminals, said first input terminals of all said buffers in each buffer circuit being connected to a different one of said plurality of said first decoding circuits and said second input terminals being connected to said plurality of second decoding circuits; and power-down means connected to said power receiving paths of said plurality of buffer circuits for selectively interrupting said power receiving paths.
Claim 2
Dependent Claim
118 words
An address designation circuit responsive to externally-generated address signals comprising: a plurality of first decoding circuits coupled to said address signals; a plurality of second decoding circuits coupled to said address signals; a plurality of buffer circuits each having a power receiving path and including a plurality of buffers which have first and second input terminals, said first input terminals of all said buffers in each buffer circuit being connected to a different one of said plurality of said first decoding circuits and said second input terminals being connected to said plurality of second decoding circuits; and power-down means connected to said power receiving paths of said plurality of buffer circuits for selectively interrupting said power receiving paths.
Claim 3
Dependent Claim
158 words
An address designation circuit according to claim 1 further including first and second power supply terminals and wherein each of said second decoding circuits includes first and second output terminals from which output signals in inverted relationship are produced, and wherein each of said buffer circuts includes first resistive means constituting said power receiving path and having one end connected to said power-down means, a first MOS transistor connected between the other end of said first resistive means and the first output terminal of one of said second decoding circuits, and a series circuit including second, third, and fourth MOS transistors, said first and second MOS transistors having gates which are connected to one of said first decoding sections, said third MOS transistor having a gate connected to the second output terminal of said one of said second decoding circuits, and said fourth MOS transistor having its gate connected to the other end of said first resistive means.
Claim 4
Dependent Claim
84 words
An address designation circuit according to claim 2 wherein each of said first decoding circuits includes second resistive means having one end connected to said first power supply terminal, a plurality of fifth MOS transistors each having its current path connected at one end to the other end of said second resistive means, and switching means having a current path connected between the other end of the current path of each of said plurality of MOS transistors and to said second power supply terminal.
Claim 5
Dependent Claim
84 words
An address designation circuit according to claim 3 wherein each of said second decoding circuits includes third resistive means having one end connected to said first power supply terminal, a plurality of sixth MOS transistors connected between the other end of said second resistive means and said second power supply terminal, and an inverter having an output terminal connected to said first output terminal and an input terminal connected to the other end of said second resistive means and to said second output terminal.
Claim 6
Dependent Claim
32 words
An address designation circuit according to claim 4 wherein each of said second decoding circuits further includes fourth resistive means connected between said first power supply terminal and said first output terminal.
References Cited (Backward Citations)
DE2001697A1
Cited
US3803554A
Cited
US3909808A
Cited
DE2557006A1
Cited
DE2708702A1
Cited
US4074237A
Cited
US4151611A
Cited
DE2716459A1
Cited
US4094012A
Cited
US4194130A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-05-08 | 1987-11-07 | 1988-05-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-05-08 | 1991-11-07 | 1992-05-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-05-08 | 1995-11-07 | 1996-05-08 | $7700.00 | Window Closed / Lapsed |