Patent US4433424A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4433424A Expired / Lapsed US ⏱️ 0.0 years remaining

Multichannel common clock

Assignee: International Business Machines Corp
•
Filing: 1981-05-11
•
Granted: 1984-02-21
•
Expires: 2001-05-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A clocking system is disclosed for a multichannel data transmission system which includes a temporary storage medium, such as magnetic tape. The system is an improvement over prior art systems which utilize a separate phase locked loop clock correction circuit for each channel. The described system utilizes a single clock for the multiple channels which operates at a frequency F that is an integral multiple of the channel baud rate. Means are provided to continually monitor the phase error of each channel and a composite correction signal is derived and applied to the clock signal which is proportional to the average of the phase errors of the individual channels.

Inventors

  • 👤 Louis Taber
  • 👤 Don G. East

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 11:59
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 160 words
In a data transmission system wherein data is transmitted to or from magnetic storage means on multiple parallel channels in the absence of a synchronizing channel, with single source clocking information incorporated with data on each channel, variable frequency clocking means operative at a clocking rate which is an integral multiple of the channel signal baud rate, means for supplying signals from said clocking means to each individual channel subsystem, means associated with the clocking means and each channel operable at the bit rate or any subharmonic of the bit rate for monitoring the phase error of each channel of the system with respect to said clocking signals, and means for applying a clock correction signal to said variable frequency clocking means which is a function of the phase errors of all the data channels of the system, whereby data transmitted under single-source clocking control can be resynchronized for further processing by utilizing a single clock for the multiple channel.
Claim 2
Dependent Claim 160 words
In a data transmission system wherein data is transmitted to or from magnetic storage means on multiple parallel channels in the absence of a synchronizing channel, with single source clocking information incorporated with data on each channel, variable frequency clocking means operative at a clocking rate which is an integral multiple of the channel signal baud rate, means for supplying signals from said clocking means to each individual channel subsystem, means associated with the clocking means and each channel operable at the bit rate or any subharmonic of the bit rate for monitoring the phase error of each channel of the system with respect to said clocking signals, and means for applying a clock correction signal to said variable frequency clocking means which is a function of the phase errors of all the data channels of the system, whereby data transmitted under single-source clocking control can be resynchronized for further processing by utilizing a single clock for the multiple channel.
Claim 3
Dependent Claim 69 words
The system of claim 1 wherein the means for monitoring the phase error includes a peak detector adapted to receive channel data signals, phase counting means adapted to receive said clocked signals, and logic means responsive to the output of the peak detector and the phase counter to produce clock correction signals which represent the positive or negative phase error of the channel with respect to the clock signal.
Claim 4
Dependent Claim 49 words
The system of claim 2 wherein the variable frequency clocking means include a variable frequency clock and a summation circuit adapted to receive phase error signals from each of the channels and provide a single output which is a function of the phase errors of all of the channels.
Claim 5
Dependent Claim 26 words
The system of claim 3 wherein the clocking rate of the variable frequency clocking means is in a range of 5-15 times the channel baud rate.
Claim 6
Dependent Claim 16 words
The system of claim 4 wherein the clocking rate is 15 times the channel baud rate.
Claim 7
Dependent Claim 10 words
The system of claim 4 wherein 9 channels are utilized.
Claim 8
Dependent Claim 12 words
The system of claim 4 wherein more than 9 channels are utilized.
Claim 9
Dependent Claim 21 words
The system of claim 4 wherein the phase error of each individual channel is given equal value in the summation circuit.
Claim 10
Dependent Claim 21 words
The system of claim 4 wherein the phase error signal from individual channels are given unequal value in the summation circuit.

References Cited (Backward Citations)

US3036157A Cited
US3204035A Cited
US3238462A Cited
US3859466A Cited
US3787665A Cited
US4002839A Cited
US4074080A Cited
US4144448A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-02-20 1987-08-22 1988-02-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-02-20 1991-08-22 1992-02-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-02-20 1995-08-22 1996-02-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag