US4433252A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Input signal responsive pulse generating and biasing circuit for integrated circuits
Assignee: International Business Machines Corp
•
Filing: 1982-01-18
•
Granted: 1984-02-21
•
Expires: 2002-01-18
Abstract
Abstract A signal generating circuit for an integrated circuit device responsive to first and second externally applied input signals occurring at a predetermined time interval in which the performance of a first input signal responsive circuit is made to vary inversely with respect to the performance of other internal signal generating circuits such that internally generated signals will occur at a predetermined time with respect to the external input signals regardless of the influence of variable parameters. Power dissipation of the first input signal responsive circuit also varies inversely with respect to that of other circuits present on the integrated circuit device so that total power dissipation is minimized.
Inventors
- 👤 Scott C. Lewis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:24
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/466; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24; G05F3/242; G05F3/247
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
193 words
A signal generating circuit for an integrated circuit device responsive to first and second externally applied input signals occurring at an externally determined time interval, including a first internal signal generating circuit responsive to the first external signal for generating a first internal signal, a second internal signal generating circuit responsive to the first internal signal for generating a second internal signal having a predetermined timing relationship with the second external input signal, the second internal signal generating circuit being responsive to variations in device and environmental parameters such that the time interval between the first and second internal signals is variable, wherein the first internal signal generating circuit is characterized by: means for causing the time interval between the first input signal and the first internal signal to vary inversely as the time interval between the first internal signal and the second internal signal in response to the same parameters which cause the time interval between the first internal signal and the second internal signal to vary so that the occurrence of the second internal signal with respect to the second external input signal is substantially equal to the predetermined timing relationship.
Claim 2
Dependent Claim
193 words
A signal generating circuit for an integrated circuit device responsive to first and second externally applied input signals occurring at an externally determined time interval, including a first internal signal generating circuit responsive to the first external signal for generating a first internal signal, a second internal signal generating circuit responsive to the first internal signal for generating a second internal signal having a predetermined timing relationship with the second external input signal, the second internal signal generating circuit being responsive to variations in device and environmental parameters such that the time interval between the first and second internal signals is variable, wherein the first internal signal generating circuit is characterized by: means for causing the time interval between the first input signal and the first internal signal to vary inversely as the time interval between the first internal signal and the second internal signal in response to the same parameters which cause the time interval between the first internal signal and the second internal signal to vary so that the occurrence of the second internal signal with respect to the second external input signal is substantially equal to the predetermined timing relationship.
Claim 3
Dependent Claim
106 words
The signal generating circuit of claim 1, wherein the means for causing the time interval between the first input signal and the first internal signal to vary includes a bias voltage generating circuit which causes the first internal signal generating circuit to delay generation of the first internal signal under conditions which cause the time interval between the first internal signal and the second internal signal to be decreased and which causes the first internal signal generating circuit to advance generation of the first internal signal under conditions which cause the time interval between the first internal signal and the second internal signal to be increased.
Claim 4
Dependent Claim
40 words
The signal generating circuit of claim 2, wherein the bias voltage generating circuit is coupled across the supply voltage source provided to the integrated circuit device for generating a bias voltage which varies inversely with the applied supply voltage source.
Claim 5
Dependent Claim
39 words
The signal generating circuit of claim 3, wherein the bias voltage has a maximum value when the supply voltage is at the minimum permissible value and a mimimum value when the supply voltage is at the maximum permissible value.
Claim 6
Dependent Claim
31 words
The signal generating circuit of claim 4, wherein the bias voltage is coupled to the load device of a first external input responsive inverter circuit coupled across the supply voltage source.
Claim 7
Dependent Claim
81 words
The signal generating circuit of claim 5, wherein the bias voltage is generated at a circuit voltage node coupled by a load impedance to a drain supply voltage and through a first IGFET device to a reference voltage node, the reference voltage node being biased at a voltage having a magnitude greater than a source supply voltage, the gate electrode of the first IGFET being coupled to a voltage divider connected between the drain supply voltage and the reference voltage node.
Claim 8
Dependent Claim
19 words
The signal generating circuit of claim 6, wherein the load impedance comprises a resistor formed on the integrated circuit.
Claim 9
Dependent Claim
37 words
The signal generating circuit of claim 6, wherein the reference voltage node is serially coupled to the source supply voltage by one or more diode-connected IGFET devices, each device having its gate and drain electrode connected together.
Claim 10
Dependent Claim
19 words
The signal generating circuit of claim 6, wherein the voltage divider includes at least two serially connected, diode-connected IGFETs.
Claim 11
Dependent Claim
49 words
The signal generating circuit of claim 9, wherein the serially connected IGFETs in the voltage divider include a plurality of individual IGFETs having their channels connected in series between a common drain electrode and a common source electrode and having their gate electrodes connected to the common drain electrode.
Claim 12
Dependent Claim
45 words
The signal generating circuit of claim 1, wherein the power dissipated by the first internal signal generating circuit varies inversely with respect to variations in the supply voltage applied to the integrated circuit device, such that increased supply voltage causes a reduction in power dissipation.
Claim 13
Dependent Claim
40 words
The signal generating circuit of claim 11, wherein the integrated circuit operates in an active and a standby mode and where the first internal signal generating circuit dissipates substantially more power in the standby mode than in the active mode.
Claim 14
Dependent Claim
28 words
The signal generating circuit of claim 1 wherein the first external signal is a select signal initiating operation of a series of functions within the integrated circuit device.
Claim 15
Dependent Claim
24 words
The signal generating circuit of claim 13 wherein the second external signal represents the presence of variable information provided to the integrated circuit device.
References Cited (Backward Citations)
US3508084A
Cited
US3778784A
Cited
US3757200A
Cited
US3906464A
Cited
US3959781A
Cited
US4008406A
Cited
US3970875A
Cited
US3961269A
Cited
US4016434A
Cited
US4239991A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-02-20 | 1987-08-22 | 1988-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-02-20 | 1991-08-22 | 1992-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-02-20 | 1995-08-22 | 1996-02-21 | $7700.00 | Window Closed / Lapsed |