Demultiplexer circuit

Claim 2

In a digital transmission system wherein digitally encoded voice signals are transmitted in time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, demultiplexer apparatus for said digital transmission system being characterized by memory means (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11, 14) for storing in said memory means information as to the channel or channels to be demultiplexed out of the incoming transmitted signal, counter means (13) operating in synchronism with the incoming transmitted signal and serving to access the memory means to provide output signals indicative of the channel or channels carrying information for the subscriber station, means (15, CLK of 16) using said output signals to read the digital signals intended for said station into a register means (16), and means (21, 24-27) for reading out the digital signals stored in said register means at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and position of the same in a given channel.

Claim 3

In a digital transmission system as defined in claim 1 including means (17, 18) connected with said register means for summing in real time all the conference calls intended for said station, with the cummulative sum being stored in said register means at the end of each frame.

Claim 4

In a digital transmission system wherein digitally encoded voice signals are transmitted in time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, demultiplexer apparatus for said digital transmission system being characterized by random access memory means (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11,14) for storing in said memory means information as to the channel or channels to be demultiplexed out of the incoming transmitted signal, counter means (13) operating in synchronism with the incoming transmitted signal and serving to access the memory means to provide output signals indicative of the channel or channels carrying information for the subscriber station, means (15, CLK of 16) using said output signals to read the digital signals intended for said station into a register means (16), means (17, 18) connected with said register means for summing all the conference calls intended for said station, and means (21, 24-27) for reading out the digital signals stored in said register means at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and position of the same in a given channel.

Claim 5

In a digital transmission system wherein digitally encoded voice signals are transmitted in time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, demultiplexer apparatus for said digital transmission system being characterized by random access memory means (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11,14) for storing in said memory means information as to the channel or channels to be demultiplexed out of the incoming transmitted signal, counter means (13) operating in synchronism with the incoming transmitted signal and serving to access the memory means to provide output signals indicative of the channel or channels carrying information for the subscriber station, means (15, CLK of 16) using said output signals to read the digital signals intended for said station into a register means (16), means (17, 18) connected with said register means for summing all the conference calls intended for said station, and means (21, 24-27) for reading out the digital signals stored in said register means at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and position of the same in a given channel.

Claim 6

In a digital transmission system wherein digitally encoded voice signals are transmitted in frames of time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, a multiple comb clock generator for use in the multiplexer/demultiplexer apparatus of said digital transmission system and being charcterized by a random access memory (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11, 14) for storing in said random access memory information as to the channel or channels designated for a particular transmission or call, a counter (13) operating in synchronism with the channels of the time division multiplexed transmission signal, the output of said counter serving to access the random access memory to provide output signals therefrom indicative of said designated channel or channels, gate means (15) for ANDing said output signals with a bit clock signal that is synchronous with the bits of said transmission signal, and a shift register (16) to which the transmission signal is coupled, the output of said gate means serving to clock selected bits of the transmission signal into said shift register.

Claim 7

In a digital transmission system wherein digitally encoded voice signals are transmitted in frames of time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, a multiple comb clock generator for use in the multiplexer/demultiplexer apparatus of said digital transmission system and being charcterized by a random access memory (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11, 14) for storing in said random access memory information as to the channel or channels designated for a particular transmission or call, a counter (13) operating in synchronism with the channels of the time division multiplexed transmission signal, the output of said counter serving to access the random access memory to provide output signals therefrom indicative of said designated channel or channels, gate means (15) for ANDing said output signals with a bit clock signal that is synchronous with the bits of said transmission signal, and a shift register (16) to which the transmission signal is coupled, the output of said gate means serving to clock selected bits of the transmission signal into said shift register.

Claim 8

In a digital transmission system wherein digitally encoded voice signals are transmitted in frames of time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, a demultiplexer circuit for said digital transmission system being characterized by a random access memory (12) having storage locations equal in number to the number of time division multiplexed channels, means (11, 14) for storing in said locations data as to the channel or channels to be demultiplexed out of an incoming transmitted signal, a counter (13) operating in synchronism with the incoming transmitted signal and serving to read the random access memory to provide output signals therefrom indicative of the channel or channels carrying information for the subscriber station, a gate (15) for ANDing said output signals with a bit clock signal that is bit synchronous with the incoming transmitted signal, a shift register (16) for receiving the incoming transmitted signal, the output of said gate serving to clock the desired channel or channels of the incoming transmitted signal into said shift register, a summing circuit (17, 18) connected with said shift register to sum in real time all of the conference calls intended for said subscriber station with the cumulative sum being stored in said register at the end of each frame, a second shift register (21) for receiving the contents of the first shift register at the beginning of a frame, and means (24-27) for reading out the digital signals stored in said second register at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and the position of the same in a given channel.

Claim 9

In a digital transmission system wherein digitally encoded voice signals are transmitted in frames of time division multiplexed channels with plural channels being devoted to conference calls between three or more conferees, and data signals of multiple data rates are transmitted using other and different channels, a demultiplexer circuit for said digital transmission system being characterized by a random access memory (12) having storage locations equal in number to the number of time division multiplexed channels, means (11, 14) for storing in said locations data as to the channel or channels to be demultiplexed out of an incoming transmitted signal, a counter (13) operating in synchronism with the incoming transmitted signal and serving to read the random access memory to provide output signals therefrom indicative of the channel or channels carrying information for the subscriber station, a gate (15) for ANDing said output signals with a bit clock signal that is bit synchronous with the incoming transmitted signal, a shift register (16) for receiving the incoming transmitted signal, the output of said gate serving to clock the desired channel or channels of the incoming transmitted signal into said shift register, a summing circuit (17, 18) connected with said shift register to sum in real time all of the conference calls intended for said subscriber station with the cumulative sum being stored in said register at the end of each frame, a second shift register (21) for receiving the contents of the first shift register at the beginning of a frame, and means (24-27) for reading out the digital signals stored in said second register at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and the position of the same in a given channel.

Claim 10

A demultiplexer circuit for a time division multiplexed digital bit stream which includes n-bit PCM encoded speech signal(s) and/or one or more data signals at different data rates comprising memory means (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11, 14) for storing in said memory means information as to the channel or channels to be demultiplexed out of the incoming transmitted signal, counter means (13) operating in synchronism with the incoming transmitted signal and serving to access the memory means to provide output signals indicative of the channel or channels carrying information for the subscriber station, means (15, CLK of 16) using said output signals to read the digital signals intended for said station into a register means (16), and means (21, 24-27) for reading out the digital signals stored in said register means at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and position of the same in a given channel.

Claim 11

A demultiplexer circuit for a time division multiplexed digital bit stream which includes n-bit PCM encoded speech signal(s) and/or one or more data signals at different data rates comprising memory means (12) having a storage capacity at least equal to the number of time division multiplexed channels, means (11, 14) for storing in said memory means information as to the channel or channels to be demultiplexed out of the incoming transmitted signal, counter means (13) operating in synchronism with the incoming transmitted signal and serving to access the memory means to provide output signals indicative of the channel or channels carrying information for the subscriber station, means (15, CLK of 16) using said output signals to read the digital signals intended for said station into a register means (16), and means (21, 24-27) for reading out the digital signals stored in said register means at a steady rate, said data signals being similarly read out at different but steady rates irrespective of the number of data bits and position of the same in a given channel.

Claim 12

A demultiplexer circuit as defined in claim 6 including means (17, 18) connected with said register means for summing in real time all the conference calls intended for said station, with the cummulative sum being stored in said register means at the end of each frame.