US4426714A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock signal derivation system
Assignee: Hitachi Ltd
•
Filing: 1981-01-29
•
Granted: 1984-01-17
•
Expires: 2001-01-29
Abstract
Abstract A clock deriving system is disclosed. At a base radio station, data is converted to a Manchester code and modulated into an FM, PM or AM radio wave. This radio wave is received by the antenna of a radio receiving apparatus and amplified and demodulated by radio receiver of the apparatus into the base band signal of the Manchester code form. This signal is amplified and sliced by a limiter amplifier and then supplied to a clock derivation circuit where an effective clock component is derived. This clock component is passed through a filter of a necessary clock frequency band, from which clock information is produced. This clock information is applied to a phase detector where the output clock signal from a digital PLL and the input clock information are compared in phase, that is, detection is made of whether the former is ahead of or behind the latter. If the former signal is ahead of the latter, the phase detector produces "1", whereas if the former is behind the latter, the detector produces "0". As a result, the digital PLL adjusts the phase of the incorporated clock oscillator therein, thereby deriving the clock signal of the input data.
Inventors
- 👤 Akira Ashida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:50
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0054; H04L7/0066; H04L7/02; H04L7/027; H04L7/0276
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
177 words
A clock signal derivation method for deriving clock information from input signal data encoded by a code having a clock frequency of twice the bit rate of said input signal data comprising the steps of producing a sequence of transition point signals representing transition points on the waveform of said input signal, generating gating signals lasting for greater than 50% of one bit period of the encoded data of said input signal and less than 100% of said one bit period from the generation of a transition point signal, and inhibiting transition point signals of said sequence which occur during generation of said gating signals to produce a modified sequence of transition point signals accurately providing said clock information, wherein said generation of said gating signals includes counting a high frequency clock signal having a higher frequency than the bit rate of the input signal data to a predetermined maximum count in response to each transition point signal of said modified sequence, and generating said gating signals during said counting and until said maximum count is reached.
Claim 2
Dependent Claim
177 words
A clock signal derivation method for deriving clock information from input signal data encoded by a code having a clock frequency of twice the bit rate of said input signal data comprising the steps of producing a sequence of transition point signals representing transition points on the waveform of said input signal, generating gating signals lasting for greater than 50% of one bit period of the encoded data of said input signal and less than 100% of said one bit period from the generation of a transition point signal, and inhibiting transition point signals of said sequence which occur during generation of said gating signals to produce a modified sequence of transition point signals accurately providing said clock information, wherein said generation of said gating signals includes counting a high frequency clock signal having a higher frequency than the bit rate of the input signal data to a predetermined maximum count in response to each transition point signal of said modified sequence, and generating said gating signals during said counting and until said maximum count is reached.
Claim 3
Dependent Claim
189 words
A clock signal derivation circuit for deriving clock information from input signal data encoded by a code having a clock frequency of twice the bit rate of said input signal data, comprising means for producing transition point signals representing transition points on the waveform of said input signal; gating means connected to said transition point signal producing means and responsive to applied gating signals for blocking any transition point signal received during generation of said gating signals; gating signal generating means responsive to transition point signals passed by said gating means for generating said gating signals lasting for greater than 50% and less than 100% of one bit period of the data of said input signal, including counter means for counting a high frequency clock signal having a higher frequency than the bit rate of the input signal data to a predetermined count in response to each passed transition point signal, and means for applying the output of said counter for use as said gating signal; and output means connected to the output of said gating means for providing a sequence of transition point signals accurately representing clock information.
Claim 4
Dependent Claim
189 words
A clock signal derivation circuit for deriving clock information from input signal data encoded by a code having a clock frequency of twice the bit rate of said input signal data, comprising means for producing transition point signals representing transition points on the waveform of said input signal; gating means connected to said transition point signal producing means and responsive to applied gating signals for blocking any transition point signal received during generation of said gating signals; gating signal generating means responsive to transition point signals passed by said gating means for generating said gating signals lasting for greater than 50% and less than 100% of one bit period of the data of said input signal, including counter means for counting a high frequency clock signal having a higher frequency than the bit rate of the input signal data to a predetermined count in response to each passed transition point signal, and means for applying the output of said counter for use as said gating signal; and output means connected to the output of said gating means for providing a sequence of transition point signals accurately representing clock information.
Claim 5
Dependent Claim
21 words
A clock signal derivation circuit according to claim 2, wherein said means for producing transition point signals includes a differentiating circuit.
Claim 6
Dependent Claim
68 words
A clock signal derivation circuit according to claim 2, wherein said counter means consists of a counter having a clock terminal, means for inverting the output signal of said counter and a first AND gate to which said high frequency clock signal and said inverted output signal of said counter are fed, the output of said first AND gate being connected to the clock terminal of said counter.
Claim 7
Dependent Claim
53 words
A clock derivation circuit according to claim 4, wherein said gating means for blocking said transition point signals consists of a second AND gate to which said transition point signals and said output from said counter are fed, said second AND gate having its output connected to a reset terminal of said counter.
Claim 8
Dependent Claim
15 words
A clock derivation circuit according to claim 5, wherein said counter is a programmable counter.
References Cited (Backward Citations)
US3112363A
Cited
US3611161A
Cited
US3619505A
Cited
US3745248A
Cited
US3727202A
Cited
US3949394A
Cited
US4267595A
Cited
US4363002A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-01-16 | 1987-07-18 | 1988-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-01-16 | 1991-07-18 | 1992-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-01-16 | 1995-07-18 | 1996-01-17 | $7700.00 | Window Closed / Lapsed |