§
Luxuse
Patent Intelligence
Sign In
Patent US4425582A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4425582A Expired / Lapsed US ⏱️ 0.0 years remaining

Hardware implementation of 2 line/11 element predictor

Assignee: Xerox Corp
•
Filing: 1981-08-17
•
Granted: 1984-01-10
•
Expires: 2001-08-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A predictor bit pattern comprising selected bits of the current and previous raster scan lines and a method of predicting a plurality of bits per clock are disposed. Generally, a predictor is used prior to the encoding of data to increase the compression. The current bit in a bit stream is compared to the predicted value and a one is output when the two values are not equal. An efficient predictor will reduce the number of ones in a bit stream, which increases the zero run lengths and increases the efficiency of a run length encoding system. The described bit pattern contains bits close to the current bit to efficiently predict text data, bits distant from the current bit to efficiently predict halftone data, and ignores a plurality of intermediate bits to reduce hardware costs. A two step process is also described to allow a plurality of bits to be predicted in parallel. A circuit for performing this process comprises a buffer for storing the previous and current line data, two registers for holding the previous and current line prediction data patterns and two PROMs for performing the two step prediction.

Inventors

  • 👤 Vinod K. Kadakia
  • 👤 Glen D. Jones

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 07:04
CPC Classifications
G; G06; G06T; G06T9/00; G06T9/004; G06T9/005; H; H04; H04N; H04N1/00; H04N1/41; H04N1/4105; H04N1/411; H04N1/413; H04N1/417

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 104 words
A one-shot predictor circuit for mixed mode documents comprising: a first-in, first-out buffer for delaying the input bit nibbles by one raster scan line, a previous line storage means for storing a plurality of nibbles delayed by said buffer, a current line storage means for storing a plurality of input nibbles, a first memory means addressed by said previous line and current line storage means to output a multiple of m bits of possible predictor outputs, and a second memory means addressed by the outputs of said current line storage means and said first memory means to output an n bit predictor output nibble.
Claim 2
Dependent Claim 104 words
A one-shot predictor circuit for mixed mode documents comprising: a first-in, first-out buffer for delaying the input bit nibbles by one raster scan line, a previous line storage means for storing a plurality of nibbles delayed by said buffer, a current line storage means for storing a plurality of input nibbles, a first memory means addressed by said previous line and current line storage means to output a multiple of m bits of possible predictor outputs, and a second memory means addressed by the outputs of said current line storage means and said first memory means to output an n bit predictor output nibble.
Claim 3
Dependent Claim 21 words
The cirucit of claim 1 wherein n equals four, and wherein the output of said first memory means is eight bits.
Claim 4
Dependent Claim 11 words
The circuit of claim 2 wherein said memory means are PROMs.
Claim 5
Dependent Claim 11 words
The circuit of claim 3 wherein said storage means are registers.
Claim 6
Dependent Claim 47 words
The circuit of claim 4 wherein either of said registers is segmented into four bit segments, and further comprising a plurality of data valid flip-flops, one flip-flop associated with each segment, each stored flip-flop bit indicating whether or not the data in the associated segment is valid.
Claim 7
Dependent Claim 29 words
The circuit of claim 5 wherein both of said registers are segmented, and where the stored bit indicates whether or not the data in both associated segments is valid.
Claim 8
Dependent Claim 39 words
The circuit of claim 6 further comprising a plurality of end-of-line flip-flops associated with said register segments, each stored end-of-line flip-flop bit indicating whether or not the nibble in the associated segment represents the last nibble of the line.
Claim 9
Dependent Claim 33 words
The circuit of claim 7 wherein said buffer is a RAM, and further comprising a counter, which is incremented each time an input nibble is received by said circuit, for addressing said RAM.
Claim 10
Dependent Claim 29 words
The circuit of claim 8, wherein said RAM comprises two sections, both addressed by said counter, one for storing current line data and one for outputting previous line data.
Claim 11
Dependent Claim 34 words
The circuit of claim 9 further comprising a multiplexer for alternately selecting the output of said RAM sections on each successive scan, and for coupling said selected RAM output to said previous line registers.

References Cited (Backward Citations)

US4028731A Cited
US4293920A Cited
US4325085A Cited
US4355306A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-01-09 1987-07-11 1988-01-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-01-09 1991-07-11 1992-01-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-01-09 1995-07-11 1996-01-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag