Patent US4422051A successfully refreshed from Google Patents.
US4422051A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Gain control circuit
Assignee: Sony Corp
•
Filing: 1981-07-23
•
Granted: 1983-12-20
•
Expires: 2001-07-23
Abstract
Abstract A gain control circuit particularly suitable for compressing or expanding the dynamic range of an audio signal, and thereby reducing noise produced during recording and playback comprises an input circuit receiving an input signal, first and second differential amplifiers each supplied from the input circuit with a signal derived from the input signal, with the amplifying elements of each being complementary to the amplifying elements of the other, a first pair of transistors having their emitters coupled to the output of the first differential amplifier and a second pair of transistors having their emitters coupled to the output of the second differential amplifier. The transistors of each pair are of the same conductivity type as the amplifying elements of the associated differential amplifier. The collectors of the transistors of each pair are jointed respectively to the collectors of the corresponding transistors of the other pair. Control voltage input terminals are respectively connected to one transistor of each pair and an opposite transistor of the other pair. A feedback signal is applied from the joined collectors of the one transistors to the input circuit, and an output current is applied from the joined collectors of the other transistors to an output stage which can include a load resistor or a current-to-voltage converter circuit. This arrangement prevents variation in total static current when gain is varied, thereby achieving a superior signal-to-noise characteristic.
Inventors
- 👤 Masayuki Katakura
- 👤 Kenzo Akagiri
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 14:04
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/02; H03G3/04; H03G3/10; H03G3/12; H03G1/00; H03G1/0005; H03G1/0017; H03G1/0023; H03G7/00; H03G7/002
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
255 words
A gain control circuit comprising input means receiving an input signal; first differential amplifier means having an input coupled to said input means and first and second differential output terminals; second differential amplifier means having an input coupled to said input means and first and second differential output terminals; a first pair of transistors of one conductivity type having emitters coupled together to the first differential output terminal of said first differential amplifier and also having respective bases and collectors; a second pair of transistors having an opposite conductivity type in respect to said first pair, having emitters coupled together to the first differential output terminal of said second differential amplifier means, having respective collectors coupled so that the collector of one transistor of the first pair is coupled to the collector of one transistor of the second pair and the collector of the other transistor of the first pair is coupled to the collector of the other transistor of the second pair, and having respective bases coupled so that the base of the one transistor of each pair is coupled to the other transistor of the remaining pair; feedback means coupling the collectors of said one transistors to said input means; means coupling the second differential amplifier means to a common reference point; output means coupled to the collectors of the other transistors of said first and second pairs; and control input means coupled to apply a control voltage between the bases of the transistors of each of the first and second pairs thereof.
Claim 2
Dependent Claim
255 words
A gain control circuit comprising input means receiving an input signal; first differential amplifier means having an input coupled to said input means and first and second differential output terminals; second differential amplifier means having an input coupled to said input means and first and second differential output terminals; a first pair of transistors of one conductivity type having emitters coupled together to the first differential output terminal of said first differential amplifier and also having respective bases and collectors; a second pair of transistors having an opposite conductivity type in respect to said first pair, having emitters coupled together to the first differential output terminal of said second differential amplifier means, having respective collectors coupled so that the collector of one transistor of the first pair is coupled to the collector of one transistor of the second pair and the collector of the other transistor of the first pair is coupled to the collector of the other transistor of the second pair, and having respective bases coupled so that the base of the one transistor of each pair is coupled to the other transistor of the remaining pair; feedback means coupling the collectors of said one transistors to said input means; means coupling the second differential amplifier means to a common reference point; output means coupled to the collectors of the other transistors of said first and second pairs; and control input means coupled to apply a control voltage between the bases of the transistors of each of the first and second pairs thereof.
Claim 3
Dependent Claim
131 words
A gain control circuit according to claim 1, wherein said first differential amplifier means includes a pair of transistors of the one conductivity type and having respective emitters coupled together, bases, one of which provides said input thereof, and collectors providing said first and second differential outputs thereof; and wherein said second differential amplifier means includes a pair of transistors of the opposite conductivity type having respective emitters coupled together, bases, one of which provides said input thereof, and collectors providing said first and second differential outputs thereof; and said gain control circuit further comprises means biasing the others of the bases to predetermined levels, and means causing a constant current to flow from the emitters of said first differential amplifier means to the emitters of said second differential amplifier means.
Claim 4
Dependent Claim
49 words
A gain control circuit according to claim 2, wherein said means causing a constant current to flow includes a first constant current source coupled to the emitters of said first differential amplifier means and a second constant current source coupled to the emitters of said second differential amplifier means.
Claim 5
Dependent Claim
50 words
A gain control circuit according to claim 2, wherein each said constant current source includes a transistor having a collector coupled to the emitters of the respective differential amplifier means, a plurality of emitters ganged together to a voltage source, and a base, and biasing means coupled to such base.
Claim 6
Dependent Claim
43 words
A gain control circuit according to claim 2, wherein said input means includes an error amplifier connected to receive said input signal, and having an output coupled to the input of each said differential amplifier means and means coupling said feedback means thereto.
Claim 7
Dependent Claim
37 words
A gain control circuit according to claim 5, wherein said input means further includes a linearizing impedance disposed between the output of the error amplifier and the inputs of both said first and second differential amplifier means.
Claim 8
Dependent Claim
37 words
A gain control circuit according to claim 2, wherein the respective transistor of each of said first and second differential amplifier means whose base provides said input thereof provides its collector as said first differential output terminal.
Claim 9
Dependent Claim
60 words
A gain control circuit according to claim 7, wherein said input means includes an operational amplifier having a non-inverting input terminal coupled to receive said input signal and also coupled to said feedback means, an inverting input terminal coupled to said common reference point, and an output terminal coupled to the inputs of said first and second differential amplifier means.
Claim 10
Dependent Claim
37 words
A gain control circuit according to claim 2, wherein the respective transistor of each of said first and second differential amplifier means whose base provides said input thereof provides its collector as said second differential output terminal.
Claim 11
Dependent Claim
60 words
A gain control circuit according to claim 9, wherein said input means includes an operational amplifier having an inverting input terminal coupled to receive said input signal and also coupled to said feedback means, a non-inverting input terminal coupled to said common reference point, and an output terminal coupled to the inputs of said first and second differential amplifier means.
Claim 12
Dependent Claim
33 words
A gain control circuit according to claim 10, wherein said input means further includes a linearizing resistor disposed between said output terminal and said inputs of said first and second differential amplifier means.
Claim 13
Dependent Claim
71 words
A gain control circuit according to claim 1, wherein said input means includes an operational amplifier having an inverting input terminal and a non-inverting input terminal, one of which is coupled to receive the input signal and is also coupled to said feedback means, the other of which is coupled to said common reference point, and an output terminal coupled to the inputs of said first and second differential amplifier means.
Claim 14
Dependent Claim
49 words
A gain control circuit according to claim 12, wherein said input means further includes first and second biasing means respectively disposed between the output terminal of said operational amplifier and the inputs of said first and second differential amplifier means to maintain substantially a constant voltage difference respective therebetween.
Claim 15
Dependent Claim
52 words
A gain control circuit according to claim 13, wherein said first and second biasing means each include a transistor having an emitter coupled to the input of the respective differential amplifier means, a base coupled to the output terminal of said operational amplifier, and a collector coupled to said common reference point.
Claim 16
Dependent Claim
46 words
A gain control circuit according to claim 14, wherein the transistors of said first and second biasing means are of complementary conductivity types, and said first and second biasing means each further include a constant current source coupled to the emitter of the respective transistor thereof.
Claim 17
Dependent Claim
34 words
A gain control circuit according to claim 1, wherein said output means includes a current-to-voltage converter having an input coupled to the collectors of said other transistors and an output providing a gain-controlled signal.
Claim 18
Dependent Claim
41 words
A gain control circuit according to claim 16, wherein said current-to-voltage converter includes an operational amplifier having an input terminal as said input thereof, an output terminal as said output thereof, and a feedback impedance bridging said input and output terminals.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-12-19 | 1987-06-20 | 1987-12-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-12-19 | 1991-06-20 | 1991-12-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-12-19 | 1995-06-20 | 1995-12-20 | $7700.00 | Window Closed / Lapsed |