US4416054A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of batch-fabricating flip-chip bonded dual integrated circuit arrays
Assignee: Micron Technology Inc
•
Filing: 1982-09-29
•
Granted: 1983-11-22
•
Expires: 2002-09-29
Abstract
Abstract A focal plane array including a first integrated circuit for infrared radiation (IR) detection and a second integrated circuit for signal processing is assembled in a flip-chip structural configuration. Each integrated circuit includes an array of metallic contacts on a surface thereof for interconnection in the flip-chip arrangement. The contact array of the IR detector includes a substantially greater number of contacts than the contact array of the signal processor. Consequently, it is not a prerequisite to precisely align the two integrated circuits in a one-to-one contact relationship for the flip-chip bonding operation therebetween. Thus, each metallic contact of the signal processor may be roughly aligned and bonded to a corresponding group of metallic contacts of the IR detector array without altering significantly the operation of the overall focal plane array as long as at least one metallic contact of the IR detector array is included in each corresponding contact group. As a result of this structural improvement, a method of batch-fabricating a plurality of high-density focal plane arrays may be accomplished quite expeditiously.
Inventors
- 👤 Richard N. Thomas
- 👤 Michael M. Sopira
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:53
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/20; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/157; H10F39/1575; H10F77/00; H10F77/20; H10F77/206; H10W90/00; H10W72/071; H10W72/072; H10W72/07221; H10W72/07227; H10W72/07231; H10W72/07236; H10W72/251; H10W72/252; H10W90/701; H10W90/721; H10W90/722
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
18 words
A method of batch-fabricating a plurality of high-density flip-chip bonded dual integrated circuit arrays comprising the steps of:
Claim 2
Independent Claim
18 words
A method of batch-fabricating a plurality of high-density flip-chip bonded dual integrated circuit arrays comprising the steps of:
Claim 3
Dependent Claim
163 words
fabricating a first integrated circuit for signal processing having a first array of electrical signal storage cells with an injection region and a metallic cell contact disposed at each cell; fabricating a second integrated circuit for radiation detection having a substrate with a first side conditioned for accepting a radiation image thereon, and a second side, opposite said first side, including a second array of metallic detector contacts disposed on the surface thereof, said second array being fabricated with a greater density of contacts than said first array for substantially equal surface areas, each metallic detector contact being fabricated of a physical size which is smaller than said metallic cell contacts; bonding each metallic cell contact of said first integrated circuit to a corresponding group of metallic detector contacts of said second integrated circuit to render a dual integrated circuit flip-chip configuration; and dividing the bonded dual integrated circuit flip-chip configuration into a plurality of high-density dual integrated circuit flip-chip bonded predetermined arrays.
Claim 4
Dependent Claim
163 words
fabricating a first integrated circuit for signal processing having a first array of electrical signal storage cells with an injection region and a metallic cell contact disposed at each cell; fabricating a second integrated circuit for radiation detection having a substrate with a first side conditioned for accepting a radiation image thereon, and a second side, opposite said first side, including a second array of metallic detector contacts disposed on the surface thereof, said second array being fabricated with a greater density of contacts than said first array for substantially equal surface areas, each metallic detector contact being fabricated of a physical size which is smaller than said metallic cell contacts; bonding each metallic cell contact of said first integrated circuit to a corresponding group of metallic detector contacts of said second integrated circuit to render a dual integrated circuit flip-chip configuration; and dividing the bonded dual integrated circuit flip-chip configuration into a plurality of high-density dual integrated circuit flip-chip bonded predetermined arrays.
Claim 5
Dependent Claim
45 words
The method in accordance with claim 1 wherein the step of fabricating the first integrated circuit includes electroplating at least one metallic material on the surface of the first integrated circuit at each cell injection region to provide the first array of metallic cell contacts.
Claim 6
Dependent Claim
52 words
The method in accordance with claim 1 wherein the step of fabricating the second integrated circuit includes electroplating at least one metallic material at each of the second array geometric positions on the surface of the second side of the second integrated circuit to provide the second array of metallic detector contacts.
Claim 7
Dependent Claim
47 words
The method in accordance with claim 1 wherein the step of bonding includes thermal compression bonding each metallic cell contact of the first integrated circuit with its corresponding group of metallic detector contacts of the second integrated circuit, concurrently, to render the dual integrated circuit flip-chip configuration.
Claim 8
Dependent Claim
60 words
The method in accordance with claim 1 wherein the step of dividing includes the steps of: providing a mechanical support for the bonded dual integrated circuit flip-chip configuration; predefining each of the plurality of dual integrated circuit arrays; physically sectioning said predefined circuit arrays from each other; and removing said sectioned plurality of predefined circuit arrays from their mechanical support.
Claim 9
Dependent Claim
140 words
The method in accordance with claim 1 wherein the step of dividing further includes the steps of: disposing the bonded dual integrated circuit flip-chip configuration on the surface of a flat support member; flowing a material, which is liquid at temperatures above a first temperature, between the dual integrated circuits of the flip-chip configuration and between the configuration and said flat support member at temperatures above said first temperature; allowing said material to cool below said first temperature and become solid to provide a mechanical support for the bonded dual integrated circuit configuration; predefining each of the plurality of dual integrated circuit arrays in accordance with predetermined physical dimensions thereof; cutting the predefined circuit arrays away from each other along said predetermined physical dimensions; and removing said material from said cut-away circuit arrays to release them from their mechanical support.
Claim 10
Dependent Claim
24 words
The method in accordance with claim 6 wherein the step of cutting includes sawing apart the predefined flip-chip circuit arrays along theie predetermined dimensions.
Claim 11
Dependent Claim
33 words
The method in accordance with claim 6 wherein the step of removing the material includes cleaning the material from the surfaces of the cut-away circuit arrays to release them from their mechanical support.
References Cited (Backward Citations)
US3871015A
Cited
US3811186A
Cited
US3913216A
Cited
US4190851A
Cited
US4127863A
Cited
US4100672A
Cited
US4067104A
Cited
US4197633A
Cited
US4206470A
Cited
US4142925A
Cited
US4369458A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-11-21 | 1987-05-23 | 1987-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-11-21 | 1991-05-23 | 1991-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-11-21 | 1995-05-23 | 1995-11-22 | $7700.00 | Window Closed / Lapsed |