Patent US4414659A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4414659A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for encoding digital data so as to reduce the D.C. and low frequency content of the signal

Assignee: USPHILIPS Corp 100 EAST 42ND STNEW YORK NY10017 A CORP OF
•
Filing: 1981-05-04
•
Granted: 1983-11-08
•
Expires: 2001-05-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An encoding system in which starting from the Miller code a specific word type in the bit series is detected and two bits within said word type are encoded in a different manner in order to obtain an information signal without d.c. component. Moreover, an encoding device, a record carrier provided with such an information signal and a read apparatus provided with a suitable decoding device are described.

Inventors

  • 👤 Hubertus F. M. Beckers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 19:34
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4904; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1423; G11B20/1426

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 342 words
A method of encoding digital data for recording on a record carrier, said data being defined by a stream of data bits of a first and second type which are encoded as signal level transitions or absence thereof in consecutive bit cells each associated with a respective one of the data bits in said stream, said method comprising the steps of: producing a signal level transition in the middle of an associated bit cell upon occurrence of a data bit of said first type in said stream, producing a signal level transition in the beginning of an associated bit cell upon occurrence of a data bit of the second type in said stream unless said second type data bit immediately follows a data bit of said first type in said stream, in which event no transition is produced in the bit cell associated with that second type bit, and upon each occurence in said stream of a bit string consisting of one data bit of said second type immediately followed by only two consecutive data bits of said first type, suppressing the production of a transition in the middle of the two cells associated with said two data bits of said first type in that string and producing a transition in the beginning of the bit cell associated with the second data bit of said two data bits of said first type in that string and upon occurrence in said stream of a bit string consisting of one data bit of said second type immediately following by n consecutive data bits of said first type, where n is an even number equal to or greater than four, suppressing the production of a transition in the middle of each of the two cells associated with the first and second data bits of said first type in that string and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that string so as to reduce the d.c. component in the encoded signal.
Claim 2
Independent Claim 342 words
A method of encoding digital data for recording on a record carrier, said data being defined by a stream of data bits of a first and second type which are encoded as signal level transitions or absence thereof in consecutive bit cells each associated with a respective one of the data bits in said stream, said method comprising the steps of: producing a signal level transition in the middle of an associated bit cell upon occurrence of a data bit of said first type in said stream, producing a signal level transition in the beginning of an associated bit cell upon occurrence of a data bit of the second type in said stream unless said second type data bit immediately follows a data bit of said first type in said stream, in which event no transition is produced in the bit cell associated with that second type bit, and upon each occurence in said stream of a bit string consisting of one data bit of said second type immediately followed by only two consecutive data bits of said first type, suppressing the production of a transition in the middle of the two cells associated with said two data bits of said first type in that string and producing a transition in the beginning of the bit cell associated with the second data bit of said two data bits of said first type in that string and upon occurrence in said stream of a bit string consisting of one data bit of said second type immediately following by n consecutive data bits of said first type, where n is an even number equal to or greater than four, suppressing the production of a transition in the middle of each of the two cells associated with the first and second data bits of said first type in that string and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that string so as to reduce the d.c. component in the encoded signal.
Claim 3
Independent Claim 374 words
A method of encoding digital data for recording on a record carrier, said data being defined by a stream of data bits of a first and second type which are encoded as signal level transitions or absence thereof in consecutive bit cells each associated with a respective one of said data bits in said stream, said stream being comprised of consecutive words of a first and second type, said words of said first type consisting of one or more consecutive bits of the second type and the words of said second type consisting of one data bit of the second type immediately followed by one or more consecutive data bits of the first type, said method comprising the steps of: producing a signal level transition in the middle of an associated bit cell upon occurrence of a data bit of said first type in said stream, producing a signal level transition in the beginning of an associated bit cell upon occurrence of a data bit of the second type in said stream unless an immediately preceding bit cell contains a transition in the middle thereof, in which event no transition is produced in the beginning of the bit cell immediately following said preceding bit cell, and upon occurrence of each word of said second type having only two consecutive data bits of said first type, suppressing the production of a transition in the middle of the two cells associated with the two data bit of the first type in that word and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that word and upon occurrence in said stream of each word of said second type having n consecutive data bits of said first type, where n is an even number equal to or greater than four, suppressing the production of a transition in the middle of each of the two cells associated with the first and second data bits of said first type in that word and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that word so as to reduce the d.c. component in the encoded signal.
Claim 4
Independent Claim 374 words
A method of encoding digital data for recording on a record carrier, said data being defined by a stream of data bits of a first and second type which are encoded as signal level transitions or absence thereof in consecutive bit cells each associated with a respective one of said data bits in said stream, said stream being comprised of consecutive words of a first and second type, said words of said first type consisting of one or more consecutive bits of the second type and the words of said second type consisting of one data bit of the second type immediately followed by one or more consecutive data bits of the first type, said method comprising the steps of: producing a signal level transition in the middle of an associated bit cell upon occurrence of a data bit of said first type in said stream, producing a signal level transition in the beginning of an associated bit cell upon occurrence of a data bit of the second type in said stream unless an immediately preceding bit cell contains a transition in the middle thereof, in which event no transition is produced in the beginning of the bit cell immediately following said preceding bit cell, and upon occurrence of each word of said second type having only two consecutive data bits of said first type, suppressing the production of a transition in the middle of the two cells associated with the two data bit of the first type in that word and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that word and upon occurrence in said stream of each word of said second type having n consecutive data bits of said first type, where n is an even number equal to or greater than four, suppressing the production of a transition in the middle of each of the two cells associated with the first and second data bits of said first type in that word and producing a transition in the beginning of the bit cell associated with the second data bit of said first type in that word so as to reduce the d.c. component in the encoded signal.
Claim 5
Independent Claim 237 words
An apparatus for encoding a stream of data bits of a first and second type as signal level transitions or absence thereof in consecutive bit cells defined by consecutive intervals of a clock signal, said apparatus comprising: a first input for receiving the stream of data bits, a second input for receiving the clock signal which is in synchronism with the data bits, means for generating a signal transition in the middle of a clock interval upon occurrence of a data bit of the first type in said stream, means for generating a signal transition at the beginning of a clock interval upon occurrence of a data bit of the second type in said stream, means for suppressing the generation of a signal transition at the beginning of a clock interval upon occurrence of a transition in the middle of the immediately preceding clock interval, means for detecting a sequence of an even number of consecutive data bits of the first type in said stream, means for suppressing the generation of transitions in the middle of the clock interval corresponding to the first and second bits of the first type in said sequence, means for generating a transition at the beginning of the clock interval corresponding to said second bit of the first type in said sequence, and an output for supplying the encoded signal to a recording device for recording said signal on a record carrier.
Claim 6
Independent Claim 237 words
An apparatus for encoding a stream of data bits of a first and second type as signal level transitions or absence thereof in consecutive bit cells defined by consecutive intervals of a clock signal, said apparatus comprising: a first input for receiving the stream of data bits, a second input for receiving the clock signal which is in synchronism with the data bits, means for generating a signal transition in the middle of a clock interval upon occurrence of a data bit of the first type in said stream, means for generating a signal transition at the beginning of a clock interval upon occurrence of a data bit of the second type in said stream, means for suppressing the generation of a signal transition at the beginning of a clock interval upon occurrence of a transition in the middle of the immediately preceding clock interval, means for detecting a sequence of an even number of consecutive data bits of the first type in said stream, means for suppressing the generation of transitions in the middle of the clock interval corresponding to the first and second bits of the first type in said sequence, means for generating a transition at the beginning of the clock interval corresponding to said second bit of the first type in said sequence, and an output for supplying the encoded signal to a recording device for recording said signal on a record carrier.
Claim 7
Independent Claim 225 words
An apparatus for decoding information represented by a stream of data bits recorded on a record carrier as level transitions in a sequence of bit cells each associated with a respective one of said data bits, the information content of each bit cell being represented by the presence and location or absence of a level transition in the bit cell, said apparatus comprising: means for converting a bit cell with a transition in the middle of the bit cell into a data bit of logic value "one", means for converting a bit cell with a transition at the end into a data bit with a logic value which is the inverse of that of the decoded preceding data bit if the preceding bit cell does not have a transition in the middle and no transition at the end, and into a data bit of logic value "zero" if the preceding bit cell does exhibit one of said transitions, and means for converting a bit cell without transition in the middle and at the end into a data bit of a logic value identical to that of the decoded preceding data bit if the preceding bit cell exhibits a transition at the end and into a data bit of the logic value "zero" if said preceding bit cell does not exhibit said transition at the end.
Claim 8
Independent Claim 225 words
An apparatus for decoding information represented by a stream of data bits recorded on a record carrier as level transitions in a sequence of bit cells each associated with a respective one of said data bits, the information content of each bit cell being represented by the presence and location or absence of a level transition in the bit cell, said apparatus comprising: means for converting a bit cell with a transition in the middle of the bit cell into a data bit of logic value "one", means for converting a bit cell with a transition at the end into a data bit with a logic value which is the inverse of that of the decoded preceding data bit if the preceding bit cell does not have a transition in the middle and no transition at the end, and into a data bit of logic value "zero" if the preceding bit cell does exhibit one of said transitions, and means for converting a bit cell without transition in the middle and at the end into a data bit of a logic value identical to that of the decoded preceding data bit if the preceding bit cell exhibits a transition at the end and into a data bit of the logic value "zero" if said preceding bit cell does not exhibit said transition at the end.

References Cited (Backward Citations)

US3905029A Cited
US3810111A Cited
US4027335A Cited
US4183066A Cited
US4234897A Cited
GB2038058A Cited
US4227184A Cited
JPS55150111A Cited
EP0032271A1 Cited
US4326282A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-11-07 1987-05-09 1987-11-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-11-07 1991-05-09 1991-11-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-11-07 1995-05-09 1995-11-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag