Patent US4414570A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4414570A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit arrangement for extracting a field synchronizing signal from a television synchronizing signal

Assignee: US Philips Corp
•
Filing: 1981-10-07
•
Granted: 1983-11-08
•
Expires: 2001-10-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit arrangement for extracting a field synchronizing signal from a television signal comprising binary switching stages. Herein, the duration of a broad field synchronizing pulse is determined because the peak value thereof is sampled with a clock signal, the period of the clock signal being significantly shorter than the duration of a line synchronizing pulse. For this purpose the frequency thereof may be the color sub-carrier frequency or a multiple thereof.

Inventors

  • 👤 Dirk Braune
  • 👤 Wolfgang Schwartz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 12:04
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/08; H04N5/10

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 219 words
A circuit arrangement having binary clock pulse controlled stages for extracting a field synchronizing signal from a television synchronizing signal having at least line and field synchronizing pulses the amplitude of which extends between a black level and a peak level, said circuit arrangement comprising: a source of said binary clock pulses, means connected to said source of clock pulses for providing said television synchronizing signal, a detector connected to said source of clock pulses, and a time measuring element connected to said source of clock pulses, said means for providing said television synchronizing signal connected to said detector for applying said television synchronizing signal thereto, said detector being periodically made operative by a clock signal from said source of clock pulses for producing a first test signal when said television synchronizing signal substantially reaches said peak level, said first test signal starting said time measuring element which produces a switching signal when said time measuring element reaches a preset value before it is reset, said detector producing a second test signal when said black level is substantially reached, said second test signal resetting said time measuring element when the preset value has not yet been reached by said time measuring element, the period of said clock signal being significantly shorter than the duration of a line synchronizing pulse.
Claim 2
Dependent Claim 219 words
A circuit arrangement having binary clock pulse controlled stages for extracting a field synchronizing signal from a television synchronizing signal having at least line and field synchronizing pulses the amplitude of which extends between a black level and a peak level, said circuit arrangement comprising: a source of said binary clock pulses, means connected to said source of clock pulses for providing said television synchronizing signal, a detector connected to said source of clock pulses, and a time measuring element connected to said source of clock pulses, said means for providing said television synchronizing signal connected to said detector for applying said television synchronizing signal thereto, said detector being periodically made operative by a clock signal from said source of clock pulses for producing a first test signal when said television synchronizing signal substantially reaches said peak level, said first test signal starting said time measuring element which produces a switching signal when said time measuring element reaches a preset value before it is reset, said detector producing a second test signal when said black level is substantially reached, said second test signal resetting said time measuring element when the preset value has not yet been reached by said time measuring element, the period of said clock signal being significantly shorter than the duration of a line synchronizing pulse.
Claim 3
Dependent Claim 24 words
A circuit arrangement as claimed in claim 1, comprising means for producing an output switching signal after the occurrence of said second test signal.
Claim 4
Dependent Claim 59 words
A circuit arrangement as claimed in claim 1 comprising a testing stage and a counter and wherein at the occurrence of said second test signal said testing stage starts said counter which is reset to its initial position only when said time measuring element has not reached said preset value at the time said black level is substantially reached.
Claim 5
Dependent Claim 73 words
A circuit arrangement as claimed in claim 2 comprising a testing stage and a counter, and wherein said means for producing said output switching signal comprises a logic circuit and wherein at the occurrence of said second test signal said testing stage starts said counter which is reset to its initial position only when said time measuring element has not reached said preset value at the time said black level is substantially reached.
Claim 6
Dependent Claim 70 words
A circuit arrangement as claimed in claim 4, wherein said counter is reset when said first test signal occurs before said counter has reached a position which corresponds to a significant portion of the interval after the last preceding equalizing pulse, and wherein said testing stage produces an output signal when said time measuring element has reached its preset value while said counter has not yet reached it preset value.
Claim 7
Dependent Claim 27 words
A circuit arrangement as claimed in claim 1, wherein the frequency of said clock signal is the same as the color sub-carrier frequency or a multiple thereof.
Claim 8
Dependent Claim 49 words
A circuit arrangement as claimed in claim 6, comprising an analogue-to-digital converter and wherein said television synchronizing signal is applied to said detector through said analogue-to-digital converter, said analogue-to-digital converter being supplied with said clock signal, the frequency of said clock signal being four times said color carrier frequency.
Claim 9
Dependent Claim 31 words
A circuit arrangement as claimed in claim 7 comprising first and second program stages, said first program stage adjusting said time measuring means and said second program stage adjusting said counter.

References Cited (Backward Citations)

GB1299420A Cited
US3671669A Cited
US3878335A Cited
US4110789A Cited
US4353091A Cited
US4319275A Cited
US4334243A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-11-07 1987-05-09 1987-11-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-11-07 1991-05-09 1991-11-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-11-07 1995-05-09 1995-11-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag