Patent US4412378A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4412378A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation

Assignee: Toshiba Corp
•
Filing: 1982-02-22
•
Granted: 1983-11-01
•
Expires: 2002-02-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a method for manufacturing a semiconductor device. In this method an oxidation-resistive insulating film is formed on a silicon body of a one conductivity type. A first impurity region of the opposite conductivity type is selectively formed in said semiconductor body before or after said insulating film is formed. Part of said insulating film which corresponds to part of said first impurity region is etched and exposed portions of said silicon body are etched by isotropic etching to a predetermined depth, using said oxidation-resistive insulating film as a mask. An impurity of the opposite conductivity type is doped into said first impurity region, using said insulating film as a mask, so that a second impurity region of the opposite conductivity type whose concentration is higher than a concentration of said first impurity region is formed in said first impurity region and said silicon body. Thermal oxidation is performed using said insulating film as a mask, so that a continuous oxide film is formed to cover exposed portions of said first impurity region, said second impurity region and said semiconductor body. And a third impurity region of the one conductivity type is formed in said first impurity region which is exposed, after part of said insulating film on said first impurity region is etched. The method of this invention is advantageous for manufacture of a bipolar integrated circuit of high switching operation, high integration density and high reliability.

Inventors

  • 👤 Kazuyoshi Shinada

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 21:10
CPC Classifications
H; H10; H10P; H10P76/00; H10P76/40; H10D; H10D10/00; H10D10/40; H10D10/441; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D48/345; H10P50/00; H10P50/20; H10P50/24; H10P50/242

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 204 words
A method for manufacturing a semiconductor device comprising the steps of: forming an oxidation resistive insulating film on a semiconductor body of a first conductivity type; selectively forming a first impurity region of a second conductivity type in said semiconductor body before or after said insulating film is formed; etching part of said insulating film which corresponds to part of said first impurity region and isotropically etching exposed portions of said semiconductor body to a predetermined depth, using said insulating film as a mask; doping an impurity of the second conductivity type into said first impurity region, using said insulating film as a mask, so that a second impurity region of the second conductivity type whose concentration is higher than a concentration of said first impurity region is formed in said first impurity region and said semiconductor body; performing thermal oxidation using said insulating film as a mask, so that an oxide film is formed to cover exposed portions of said first impurity region, said second impurity region and said semiconductor body; and forming a third impurity region of the first conductivity type in said first impurity region which is exposed, after part of said insulating film on said first impurity region is etched.
Claim 2
Independent Claim 204 words
A method for manufacturing a semiconductor device comprising the steps of: forming an oxidation resistive insulating film on a semiconductor body of a first conductivity type; selectively forming a first impurity region of a second conductivity type in said semiconductor body before or after said insulating film is formed; etching part of said insulating film which corresponds to part of said first impurity region and isotropically etching exposed portions of said semiconductor body to a predetermined depth, using said insulating film as a mask; doping an impurity of the second conductivity type into said first impurity region, using said insulating film as a mask, so that a second impurity region of the second conductivity type whose concentration is higher than a concentration of said first impurity region is formed in said first impurity region and said semiconductor body; performing thermal oxidation using said insulating film as a mask, so that an oxide film is formed to cover exposed portions of said first impurity region, said second impurity region and said semiconductor body; and forming a third impurity region of the first conductivity type in said first impurity region which is exposed, after part of said insulating film on said first impurity region is etched.
Claim 3
Dependent Claim 26 words
A method according to claim 1, wherein said insulating film is formed on an oxide film which is formed on the surface of said semiconductor body.
Claim 4
Dependent Claim 22 words
A method according to claim 1, wherein the isotropic etching of the surface of the semiconductor body is performed by plasma etching.
Claim 5
Dependent Claim 18 words
A method according to claim 1, wherein said second impurity region is formed by ion-implantation and annealing thereafter.
Claim 6
Dependent Claim 20 words
A method according to claim 1, wherein said semiconductor body is separated from other circuit elements by a p-n junction.
Claim 7
Dependent Claim 21 words
A method according to claim 1, wherein said semiconductor body is separated from other circuit elements by a buried oxide film.
Claim 8
Dependent Claim 18 words
A method according to claim 1, wherein said third impurity region is surrounded by said second impurity region.

References Cited (Backward Citations)

US3761319A Cited
US3943014A Cited
US4199380A Cited
US4168999A Cited
US4269636A Cited
US4333774A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-10-31 1987-05-02 1987-11-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-10-31 1991-05-02 1991-11-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-10-31 1995-05-02 1995-11-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag