Process for the fabrication of silicon transistors with high DC current gain

Claim 2

In a process for the fabrication of a high DC current gain transistor, the improvement comprising the steps of providing a monocrystalline silicon wafer having a top surface and having formed therein an emitter region of one conductivity type, a base region of the opposite conductivity type from said emitter region, and a collector region of said one conductivity type, at least said emitter and base regions extending to said top surface, said emitter region being confined within said base region whereby a P-N junction is formed therebetween, forming a groove in said top surface so as to extend along said P-N junction, said groove having a depth less than the depth of said emitter region, forming a silicon oxide layer at least over said groove, and heating said wafer in a hydrogenous atmosphere.

Claim 3

The process of claim 1, wherein the depth of said groove is from about 1/10 to 4/5 the depth of said emitter region.

Claim 4

The process of claim 1, wherein said silicon oxide layer is formed by heating said wafer in an oxidative atmosphere.

Claim 5

The process of claim 1, wherein said silicon oxide layer has a thickness of from about 0.2 to 1.5 microns.

Claim 6

The process of claim 1, wherein said hydrogenous atmosphere contains at least about 20 percent of hydrogen gas.

Claim 7

The process of claim 1, wherein said wafer is heated in the hydrogen atmosphere to a temperature range of from about 300 to 1,000° C.

Claim 8

The process of claim 1, wherein said base region is formed by diffusing a first impurity substance into said wafer from said top surface, and wherein said emitter region is formed by diffusing a second impurity substance into said base region.

Claim 9

The process of claim 1, wherein said base region is formed by diffusing an impurity substance into said wafer from said top surface, and wherein said base region includes a low-resistance portion formed also by diffusing said impurity substance from said top surface, said low-resistance portion having a higher concentration of said impurity substance than the rest of said base region.

Claim 10

The process of claim 8, wherein said low-resistance portion of said base region is formed to a predetermined depth from said top surface so as to directly surround said emitter region whereby the P-N junction is formed therebetwen, the rest of said base region located away from said top surface, and wherein the depth of said groove is less than the depth of said low-resistance portion whereby part of said P-N junction is left under said groove.

Claim 11

The process of claim 1, wherein said base region is constituted of the silicon of which said wafer is made.

Claim 12

The process of claim 10, wherein said base region includes a low-resistance portion of relatively high impurity concentration formed by diffusing an impurity substance therein.

Claim 13

The process of claim 11, wherein said low-resistance portion of said base region is formed to a predetermined depth from said top surface so as to directly surround said emitter region whereby the P-N junction is formed therebetween, the rest of said base region being located away from said top surface, and wherein the depth of said groove is less than the depth of said low-resistance portion whereby part of said P-N junction is left under said groove.

Claim 14

In a process for the fabrication of a high DC current gain transistor, the improvement comprising the steps of providing a monocrystalline silicon wafer having a top surface and having formed therein a collector region of one conductivity type, diffusing a first impurity substance into said wafer from said top surface to a predetermined depth to form a base region of the opposite conductivity type from said collector region, diffusing a second impurity substance into said waffer from said top surface to form within said base region a relatively shallow emitter region of said one conductivity type having a depth considerably less than said depth of said base region, diffusing said first impurity substance into said wafer from said top surface to form a relatively shallow low-resistance base portion of said opposite conductivity type having a depth considerably less than said depth of said base region, said shallow low-resistance base portion directly surrounding said shallow emitter region whereby a P-N junction is formed therebetween, the concentration of said first impurity substance being made higher in said shallow low-resistance base portion than in said base region only to such an extent that no layer of said opposite conductivity type is formed in said shallow emitter region, forming a groove in said top surface so as to extend along said P-N junction, said groove having a depth less than said depth of said base region, forming a silicon oxide layer at least over said groove, causing said shallow emitter region and said shallow low-resistance base portion to increase in depth to predetermined degrees greater than said depth of said groove, and heating said wafer in a hydrogenous atmosphere.

Claim 15

In a process for the fabrication of a high DC current gain transistor, the improvement comprising the steps of providing a monocrystalline silicon wafer having a top surface and having formed therein a collector region of one conductivity type, diffusing a first impurity substance into said wafer from said top surface to a predetermined depth to form a base region of the opposite conductivity type from said collector region, diffusing a second impurity substance into said waffer from said top surface to form within said base region a relatively shallow emitter region of said one conductivity type having a depth considerably less than said depth of said base region, diffusing said first impurity substance into said wafer from said top surface to form a relatively shallow low-resistance base portion of said opposite conductivity type having a depth considerably less than said depth of said base region, said shallow low-resistance base portion directly surrounding said shallow emitter region whereby a P-N junction is formed therebetween, the concentration of said first impurity substance being made higher in said shallow low-resistance base portion than in said base region only to such an extent that no layer of said opposite conductivity type is formed in said shallow emitter region, forming a groove in said top surface so as to extend along said P-N junction, said groove having a depth less than said depth of said base region, forming a silicon oxide layer at least over said groove, causing said shallow emitter region and said shallow low-resistance base portion to increase in depth to predetermined degrees greater than said depth of said groove, and heating said wafer in a hydrogenous atmosphere.