← Back to Patent Explorer
US4412336A Expired / Lapsed US ⏱️ 0.0 years remaining

Storage comparator, for regenerating digital electric signals and digital transmission system using such a comparator

Assignee: Thales SA
•
Filing: 1980-11-03
•
Granted: 1983-10-25
•
Expires: 2000-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Device for regenerating digital signals transmitted along a coaxial line. So as to transmit information at flow rates greater than or equal to 650 Mbauds, the storage comparator of the invention is constructed in the form of an integrated circuit on AsGa and with negative threshold voltage MESFET transistors. It comprises an adjustable threshold voltage comparator stage, a type-D flip-flop for storage and resynchronization with respect to an external clock, and an output matching stage which may provide summation at its output.

Inventors

  • 👤 Michel Peltier
  • 👤 Maurice Gloanec
  • 👤 Gerard Nuzillat
  • 👤 Vincent Maurel
  • 👤 Michel Charrier

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:20
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/20; H04L25/24; H04L25/242; H04L25/247

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 133 words
A storage comparator, providing regeneration of digital electric signals transmitted over coaxial lines, comprising: a D-type field effect transistor flip-flop triggered on leading edges, said comparator further comprising: an input stage having a FET adjustable threshold voltage comparator, which receives a signal on a first input terminal and a polarization signal on a second input terminal, said polarization signal allowing a choice of the threshold for the signal at the input of the D-type flip-flop, and at least one diode locating said threshold near the FET's threshold, in said input stage; and an output stage, formed by a double-gate FET, which receives at a first gate thereof the signals from the output terminal of the flip-flop, and at a second gate thereof a control voltage for the impedance adjustment of the output signal.
Claim 2
Dependent Claim 133 words
A storage comparator, providing regeneration of digital electric signals transmitted over coaxial lines, comprising: a D-type field effect transistor flip-flop triggered on leading edges, said comparator further comprising: an input stage having a FET adjustable threshold voltage comparator, which receives a signal on a first input terminal and a polarization signal on a second input terminal, said polarization signal allowing a choice of the threshold for the signal at the input of the D-type flip-flop, and at least one diode locating said threshold near the FET's threshold, in said input stage; and an output stage, formed by a double-gate FET, which receives at a first gate thereof the signals from the output terminal of the flip-flop, and at a second gate thereof a control voltage for the impedance adjustment of the output signal.
Claim 3
Dependent Claim 170 words
The storage comparator as claimed in claim 1, wherein the threshold voltage comparator comprises: a first voltage-shift stage which comprises two identical field-effect transistors, mounted with "common drain," in series with diodes whose number is between 1 and 4, and in which a shift voltage applied to a terminal connected to the gate of one transistor shifts a voltage applied to the gate of the other transistor; a second high-voltage-gain stage which comprises two identical field-effect transistors, mounted with common source, which receives at the gate of one transistor the output signal from the first stage, taken between the first two transistors; a third stage, of the follower type, which comprises two identical field-effect transistors between which are placed shift diodes whose number is between 1 and 4, said third stage receiving at the gate of one of its transistors the high-impedance signal taken from between the two transistors of the second stage and delivering at its output terminal an impedance-matched signal compatible with the logic levels of the flip-flop.
Claim 4
Dependent Claim 54 words
The storage comparator as claimed in claim 1, wherein the output stage is formed by a field-effect transistor loaded by a resistor whose value is equal to "n" times the impedance of the output line, which allows the summation of "n" storage comparators, connected in parallel, to be effected on a single output line.
Claim 5
Dependent Claim 69 words
The storage comparator as claimed in claim 2, wherein the first stage of the threshold voltage comparator comprises a first common-source-connected field-effect transistor, with a resistive load, which receives at its gate an input voltage and a second field-effect transistor, with resistive load, which receives at its gate a bias voltage, the output voltage from this first stage being shifted by diodes whose number is between 1 and 4.
Claim 6
Dependent Claim 54 words
The storage comparator as claimed in claim 2, wherein the first stage of the threshold comparator is preceded by a stage for amplifying small signals, comprising two identical common-source-mounted field-effect transistors, which receives at the gate of one transistor an input voltage E and delivers an amplified signal taken from between the two transistors.

References Cited (Backward Citations)

US3597626A Cited
US3715603A Cited
US3873775A Cited
US3986053A Cited
US4031477A Cited
US4227097A Cited
US4242604A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-10-24 1987-04-25 1987-10-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-10-24 1991-04-25 1991-10-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-10-24 1995-04-25 1995-10-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag