Patent US4410955A successfully refreshed from Google Patents.
US4410955A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for digital shaping of a digital data stream
Assignee: Motorola Solutions Inc
•
Filing: 1981-03-30
•
Granted: 1983-10-18
•
Expires: 2001-03-30
Abstract
Abstract Digital method and apparatus for generation of a digital data stream with the bit transitions shaped to reduce splatter, and minimize droop and overshoot in a radio communications system utilizing digital coded squelch. A codeword digital data stream, in digitized form, is shaped so that the bit transitions have the form of a portion of a sine waveform and then is applied to a D/A converter. A simple filter follows the D/A converter to attenuate sampling noise.
Inventors
- 👤 Timothy M. Burke
- 👤 George W. Meyer
- 👤 John A. Moore
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:38
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/02; G06F1/03; G06F1/035; G06F1/0353; H; H04; H04L; H04L25/00; H04L25/02; H04L25/03; H04L25/03828; H04L25/03834
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
333 words
Digital waveform shaping apparatus for generating a desired digital data stream composed of a plurality of digital bits comprising: clock means for generating clock signals; storage means, coupled to the clock means and having an output, for storing bits of the desired digital data stream and for serially shifting the digital data stream bits to the output; detecting means, coupled to the storage means, for detecting the bit values and the transitions between adjacent bits of the digital data stream at the output of the storage means; generating means, responsive to the clock means, for generating a sequence of binary coded digital words corresponding to the magnitude of a sequence of samples of a gradual waveform; control means, coupled to the clock means, detecting means, and generating means, for controlling the generating means such that said sequence of binary coded digital words corresponding to a predetermined rising portion of said gradual waveform are generated in response to a rising transition in the digital data stream, said sequence of binary coded digital words corresponding to a predetermined falling portion of said gradual waveform are generated in response to a falling transition, a digital word corresponding to a constant high level is generated after said predetermined rising portion until the beginning of the generation of a falling portion, and a digital word corresponding to a constant low level is generated after said predetermined falling portion until the beginning of the generation of a rising portion; clock control means, coupled to the clock and the generating means, and the detecting means, for passing the clock signal to the generating means during generation of the predetermined rising or falling waveform portions, and for blocking the clock signal from the generating means during the generation of constant high or low levels converter means, coupled to the generating means, for converting the sequence of digital words to an analog waveform representative of the digital data stream; and, filter means, coupled to the converter means, for smoothing the analog waveform.
Claim 2
Dependent Claim
333 words
Digital waveform shaping apparatus for generating a desired digital data stream composed of a plurality of digital bits comprising: clock means for generating clock signals; storage means, coupled to the clock means and having an output, for storing bits of the desired digital data stream and for serially shifting the digital data stream bits to the output; detecting means, coupled to the storage means, for detecting the bit values and the transitions between adjacent bits of the digital data stream at the output of the storage means; generating means, responsive to the clock means, for generating a sequence of binary coded digital words corresponding to the magnitude of a sequence of samples of a gradual waveform; control means, coupled to the clock means, detecting means, and generating means, for controlling the generating means such that said sequence of binary coded digital words corresponding to a predetermined rising portion of said gradual waveform are generated in response to a rising transition in the digital data stream, said sequence of binary coded digital words corresponding to a predetermined falling portion of said gradual waveform are generated in response to a falling transition, a digital word corresponding to a constant high level is generated after said predetermined rising portion until the beginning of the generation of a falling portion, and a digital word corresponding to a constant low level is generated after said predetermined falling portion until the beginning of the generation of a rising portion; clock control means, coupled to the clock and the generating means, and the detecting means, for passing the clock signal to the generating means during generation of the predetermined rising or falling waveform portions, and for blocking the clock signal from the generating means during the generation of constant high or low levels converter means, coupled to the generating means, for converting the sequence of digital words to an analog waveform representative of the digital data stream; and, filter means, coupled to the converter means, for smoothing the analog waveform.
Claim 3
Dependent Claim
40 words
The digital waveform apparatus of claim 1 wherein the clock means comprises: master clock means for generating a master clock signal; divider means coupled to the master clock means, for frequency dividing the master clock signal by a predetermined divisor.
Claim 4
Dependent Claim
15 words
The digital waveform apparatus of claim 2 wherein the storage means is a shift register.
Claim 5
Dependent Claim
26 words
The digital waveform apparatus of claims 1, 2 or 3, wherein the detecting means includes: a two to four line decoder, coupled to the storage means.
Claim 6
Dependent Claim
90 words
The digital waveform shaping apparatus of claim 4, wherein the control means includes: logic means, coupled to the decoder, for generating a digital word corresponding to a constant high level in response to the detecting means detecting a high level after generation of the samples of said predetermined rising portion of said gradual waveform, and for generating a digital word corresponding to a constant low level in response to the detecting means detecting a low level after generation of the samples of said predetermined falling portion of said gradual waveform.
Claim 7
Dependent Claim
132 words
The digital waveform shaping apparatus of claim 1 further comprising: switch input means for selecting one of a plurality of data words; first memory register for storing a data word; means for reading the selected data word from the switch means at frequent intervals and storing the selected data word in the first memory register; second memory register for storing a data word; data comparator means for comparing the contents of the first memory register and the second memory register and for storing the contents of the first memory register in the second memory register in response to a difference in the contents of the first memory register and the second memory register; logic means for converting the data word in the second memory register to a corresponding desired digital data stream.
Claim 8
Dependent Claim
15 words
The digital waveform apparatus of claim 6, wherein the storage means is a shift register.
Claim 9
Dependent Claim
23 words
The digital waveform apparatus of claim 7, wherein the detecting means includes: a two to four line decoder, coupled to the storage means.
Claim 10
Dependent Claim
143 words
The digital waveform apparatus of claims 6, 7 or 8, wherein the control means includes: clock control means coupled to the clock, the generating means, and the decoder, for passing the clock signal to the generating means during generation of the predetermined rising or falling waveform portions, and for blocking the clock signal from the generating means during the generation of constant high or low levels; logic means, coupled to the decoder, for generating a digital word corresponding to a constant high level in response to the detecting means detecting a high level after generation of the samples of said predetermined rising portion of said gradual waveform, and for generating a digital word corresponding to a constant low level in response to the detecting means detecting a low level after generation of the samples of said predetermined falling portion of said gradual waveform.
References Cited (Backward Citations)
US3435350A
Cited
US3657657A
Cited
US3772681A
Cited
US3735269A
Cited
US3971923A
Cited
US4118784A
Cited
US4052658A
Cited
US4146931A
Cited
US4225936A
Cited
US4346448A
Cited
US4338674A
Cited
US4349887A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-17 | 1987-04-18 | 1987-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-17 | 1991-04-18 | 1991-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-17 | 1995-04-18 | 1995-10-18 | $7700.00 | Window Closed / Lapsed |