US4404647A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic array error recovery
Assignee: International Business Machines Corp
•
Filing: 1978-03-16
•
Granted: 1983-09-13
•
Expires: 1998-03-16
Abstract
Abstract Disclosed herein is a mechanism for use in a data processing system for recovering from errors detected when reading data from an array. At least two arrays, each of which may be a distinct portion of a single physical array, contain identical data. When data is written, it is written into both arrays. When data is read, it is read from one of the arrays. If an error is detected on readout, there will be a system retry and the other array will be accessed at the next read request. So long as no errors are detected, each successive read will be from the same array. An error detected on readout will cause the next read operation to access the other array.
Inventors
- 👤 Darryl S. Jones
- 👤 Donald W. Larkin
- 👤 Michael F. Toner
- 👤 Carleton E. Werve
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 01:37
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/74
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
173 words
For use in a data processing system: two logically distinct memory arrays, containing identical data in corresponding locations thereof; selection means selectively and mutually exclusively logically connecting the outputs of said logically distinct memory arrays to other parts of said data processing system so the output of a first one of said logically distinct memory arrays is logically connected to other parts of said data processing system; detection means for detecting an error in data read from said logically distinct memory arrays; and reversing means responsive to the detection of a first error by said detection means to cause reversal of said selection means thereby logically connecting the output of the second of said logically distinct memory arrays to other parts of said data processing system; said reversing means being further responsive to the detection of another error by said detection means to again cause reversal of said selection means to logically reconnect the output of said first one of said logically distinct memory arrays to other parts of said data processing system.
Claim 2
Dependent Claim
173 words
For use in a data processing system: two logically distinct memory arrays, containing identical data in corresponding locations thereof; selection means selectively and mutually exclusively logically connecting the outputs of said logically distinct memory arrays to other parts of said data processing system so the output of a first one of said logically distinct memory arrays is logically connected to other parts of said data processing system; detection means for detecting an error in data read from said logically distinct memory arrays; and reversing means responsive to the detection of a first error by said detection means to cause reversal of said selection means thereby logically connecting the output of the second of said logically distinct memory arrays to other parts of said data processing system; said reversing means being further responsive to the detection of another error by said detection means to again cause reversal of said selection means to logically reconnect the output of said first one of said logically distinct memory arrays to other parts of said data processing system.
Claim 3
Dependent Claim
19 words
The apparatus of claim 1 wherein: each of said memory arrays is physically separate from the other memory array.
Claim 4
Dependent Claim
18 words
The apparatus of claim 1 further including: means to write information simultaneously into both of said memory arrays.
Claim 5
Dependent Claim
22 words
The apparatus of claim 1 wherein: both of said logically distinct memory arrays are physically contained within a single physical memory array.
Claim 6
Dependent Claim
22 words
The apparatus of claim 4 wherein: each of said logically distinct memory arrays comprises one half of said single physical memory array.
Claim 7
Dependent Claim
24 words
The apparatus of claim 4 wherein: said two logically distinct memory arrays are located in two non-continguous portions of said single physical memory array.
Claim 8
Dependent Claim
24 words
The apparatus of claim 1, 4, 5 or 6 further including: writing means to write identical information into both of said logically distinct arrays.
Claim 9
Dependent Claim
31 words
The apparatus of claim 7 wherein: said writing means comprises means for causing the information to be written first into one of said logically distinct arrays and then into the other.
Claim 10
Dependent Claim
166 words
For use in a data processing system: two logically distinct memory arrays; selection means selectively and mutually exclusively logically connecting the outputs of said logically distinct memory arrays to other parts of said data processing system so the output of a first one of said logically distinct memory arrays is logically connected to other parts of said data processing system; detection means for detecting an error in data read from said logically distinct memory arrays; and reversing means responsive to the detection of a first error by said detection means to cause reversal of said selection means thereby logically connecting the output of the second of said logically distinct memory arrays to other parts of said data processing system; said reversing means being further responsive to the detection of another error by said detection means to again cause reversal of said selection means to logically reconnect the output of said first one of said logically distinct memory arrays to other parts of said data processing system.
Claim 11
Dependent Claim
166 words
For use in a data processing system: two logically distinct memory arrays; selection means selectively and mutually exclusively logically connecting the outputs of said logically distinct memory arrays to other parts of said data processing system so the output of a first one of said logically distinct memory arrays is logically connected to other parts of said data processing system; detection means for detecting an error in data read from said logically distinct memory arrays; and reversing means responsive to the detection of a first error by said detection means to cause reversal of said selection means thereby logically connecting the output of the second of said logically distinct memory arrays to other parts of said data processing system; said reversing means being further responsive to the detection of another error by said detection means to again cause reversal of said selection means to logically reconnect the output of said first one of said logically distinct memory arrays to other parts of said data processing system.
Claim 12
Dependent Claim
22 words
The apparatus of claim 9 wherein: both of said logically distinct memory arrays are physically contained within a single physical memory array.
References Cited (Backward Citations)
US3387276A
Cited
US3576982A
Cited
US3623019A
Cited
US3629842A
Cited
US3681757A
Cited
US3895353A
Cited
US3755791A
Cited
US3889237A
Cited
US4010450A
Cited
US4051461A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-09-12 | 1987-03-14 | 1987-09-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-09-12 | 1991-03-14 | 1991-09-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-09-12 | 1995-03-14 | 1995-09-13 | $7700.00 | Window Closed / Lapsed |