US4394734A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable peripheral processing controller
Assignee: International Business Machines Corp
•
Filing: 1980-12-29
•
Granted: 1983-07-19
•
Expires: 2000-12-29
Abstract
Abstract A peripheral processing controller controls access to a peripheral memory by specialized peripheral devices. The specialized peripheral devices process all of the data independently of a central processor that simply supervises the system. The controller uses Memory Address Registers (MARs) to control the access to the memory by the peripheral devices. Each peripheral device selects a MAR, and each MAR includes a mode register. The start address and mode are set in each MAR by the supervising central processor. Also, each peripheral device is set by the processor to select a MAR. When the controller grants each peripheral device access to the peripheral memory, the peripheral device uses whatever mode and starting address has been initialized for the MAR selected by the device. Each time the device accesses the memory, the address in the MAR is incremented so the MAR is ready for the next access. In this way, a peripheral device will advance through a block of memory space. The mode is used to specify the end-of-block (EOB) condition for the block of memory space that the peripheral device is working with. The EOB may be based on the number of accesses by a device to the memory or it may be based on particular memory addresses.
Inventors
- 👤 Kent S. Norgren
- 👤 Robert E. Vogelsberg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 16:21
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/14; G06F13/16; G06F13/18
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
236 words
In a peripheral processing system having a central processor for supervising the system, a plurality of peripheral devices, a peripheral memory, said devices for processing data with the peripheral memory independent of the central processor, control apparatus for controlling access of the peripheral devices to the peripheral memory comprising: a plurality of memory address registers, each register selected by one of the peripheral devices, a plurality of mode registers, each mode register selected by one of the peripheral devices, said memory address registers being initialized to a starting address by said central processor; said mode registers being initialized to one of a plurality of end-of-block modes by said central processor, each mode defining an end-of-block condition for a block of memory space; means for accessing the peripheral memory with an access address corresponding to the starting address from the memory address register selected by a peripheral device, said accessing means advancing said access address to access memory space as said selecting peripheral device processes data; end-of-block detection means, responsive to the mode in said selected mode register, for detecting when said access address has reached the end-of-block condition defined by the mode in said selected mode register; means, responsive to the end-of-block condition detected by said detecting means, for inhibiting said accessing means whereby the mode in said selected mode register controls when the selecting peripheral device has completed access to a block of memory space.
Claim 2
Dependent Claim
236 words
In a peripheral processing system having a central processor for supervising the system, a plurality of peripheral devices, a peripheral memory, said devices for processing data with the peripheral memory independent of the central processor, control apparatus for controlling access of the peripheral devices to the peripheral memory comprising: a plurality of memory address registers, each register selected by one of the peripheral devices, a plurality of mode registers, each mode register selected by one of the peripheral devices, said memory address registers being initialized to a starting address by said central processor; said mode registers being initialized to one of a plurality of end-of-block modes by said central processor, each mode defining an end-of-block condition for a block of memory space; means for accessing the peripheral memory with an access address corresponding to the starting address from the memory address register selected by a peripheral device, said accessing means advancing said access address to access memory space as said selecting peripheral device processes data; end-of-block detection means, responsive to the mode in said selected mode register, for detecting when said access address has reached the end-of-block condition defined by the mode in said selected mode register; means, responsive to the end-of-block condition detected by said detecting means, for inhibiting said accessing means whereby the mode in said selected mode register controls when the selecting peripheral device has completed access to a block of memory space.
Claim 3
Dependent Claim
41 words
The apparatus of claim 1 and in addition: register select means in said peripheral devices initialized by said central processor so that each peripheral device is set by said central processor to select a memory address register and a mode register.
Claim 4
Dependent Claim
66 words
The apparatus of claim 2 wherein said means for detecting comprises: means for comparing said access address used by said accessing means with an address boundary; means responsive to the mode in said selected mode register for selecting the address boundary used by said comparing means; said comparing means indicating an end-of-block condition when said access address from said accessing means reaches the selected address boundary.
Claim 5
Dependent Claim
95 words
The apparatus of claim 2 wherein said means for detecting comprises: a plurality of comparing means, each comparing means for comparing said access address used by said accessing means with an address boundary associated with one of the end-of-block modes; means responsive to the mode in said selected mode register for enabling the comparing means having the address boundary corresponding to the end-of-block mode in said selected mode register; the enabled comparing means indicating an end-of-block condition when said access address from said accessing means reaches the address boundary used by the enabled comparing means.
Claim 6
Dependent Claim
40 words
The apparatus of claim 2 wherein said detecting means comprises: means for counting the number of accesses by the selecting peripheral device to said memory; said counting means indicating an end-of-block condition when said counting means reaches a predetermined count.
Claim 7
Dependent Claim
51 words
The apparatus of claim 5 wherein: said counting means is initialized by the central processing unit to a count equal to the number of bytes in the data block to be processed by the selecting peripheral device and said counting means indicates an end-of-block condition upon reaching a count of zero.
Claim 8
Dependent Claim
115 words
The apparatus of claim 2 wherein said means for detecting comprises: means for comparing said access address used by said accessing means with a predetermined address boundary; said comparing means, if enabled, generating an end-of-block condition when said access address from said accessing means reaches the selected address boundary; means for counting the number of accesses by the peripheral device to said memory; said counting means, if enabled, indicating an end-of-block condition when said counting means reaches a predetermined count; means responsive to the mode in said selected mode register for enabling either said comparing means or said counting means to indicate the end-of-block condition corresponding to the end-of-block mode in said selected mode register.
Claim 9
Dependent Claim
185 words
A peripheral processing controller in a system having a plurality of peripheral devices, said devices processing data directly with a memory and independently of a central processor, said controller providing access from each peripheral device to the memory in multiple modes of memory space allocation and comprising: a plurality of memory address registers, each register selectable by each of the peripheral devices and containing the first access address and the mode of memory space allocation for the selecting peripheral device; said memory address registers being initialized to the first access address and a memory space mode by said central processor; means for accessing space in the memory with the first access address from one of said memory address registers and advancing the access address through memory space as the peripheral device selecting that register processes data with the memory; detection means, enabled by the memory space mode from the register selected by the peripheral device processing data with the memory, for detecting when the memory space, allocated in accordance with the memory space mode in the selected register, has been consumed by the peripheral device.
Claim 10
Dependent Claim
185 words
A peripheral processing controller in a system having a plurality of peripheral devices, said devices processing data directly with a memory and independently of a central processor, said controller providing access from each peripheral device to the memory in multiple modes of memory space allocation and comprising: a plurality of memory address registers, each register selectable by each of the peripheral devices and containing the first access address and the mode of memory space allocation for the selecting peripheral device; said memory address registers being initialized to the first access address and a memory space mode by said central processor; means for accessing space in the memory with the first access address from one of said memory address registers and advancing the access address through memory space as the peripheral device selecting that register processes data with the memory; detection means, enabled by the memory space mode from the register selected by the peripheral device processing data with the memory, for detecting when the memory space, allocated in accordance with the memory space mode in the selected register, has been consumed by the peripheral device.
Claim 11
Dependent Claim
47 words
The apparatus of claim 8 and in addition: register select means in each of said peripheral devices initialized by said central processor to select a memory address register and thereby to select a first access address and a memory space mode for each of said peripheral devices.
Claim 12
Dependent Claim
104 words
The apparatus of claim 9 wherein said detecting means comprises: a plurality of memory space comparing means, each comparing means for comparing the space used in accessing the memory with the memory space allocation represented by one of the memory space modes; decode means for decoding the memory space mode from the memory address register selected by the register select means of the peripheral device processing data with the memory and for enabling the one comparing means for that memory space mode; said enabled comparing means indicating when the memory space used by the selecting peripheral device equals the space allocated to the device.
Claim 13
Dependent Claim
73 words
The apparatus of claim 10 and in addition said detecting means further comprises: means for counting the number of accesses by the selecting peripheral device to said memory; said decode means decoding the mode in the selected register and enabling said counting means instead of one of said comparing means; said enabled counting means indicating the selecting peripheral device has consumed all the space allocated when said counting means reaches a predetermined count.
References Cited (Backward Citations)
US3302180A
Cited
US3362015A
Cited
US3558811A
Cited
US3500466A
Cited
US3560937A
Cited
US3751582A
Cited
US3914537A
Cited
US3909799A
Cited
US4067059A
Cited
US4188668A
Cited
US4156798A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-07-18 | 1987-01-17 | 1987-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-07-18 | 1991-01-17 | 1991-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-07-18 | 1995-01-17 | 1995-07-19 | $7700.00 | Window Closed / Lapsed |